Impact of BOX/substrate interface on low frequency noise in FD-SOI devices
暂无分享,去创建一个
[1] Shigenobu Maeda,et al. Novel SOI wafer engineering using low stress and high mobility CMOSFET with <100>-channel for embedded RF/analog applications , 2002, Digest. International Electron Devices Meeting,.
[2] Hyung-Kyu Lim,et al. Threshold voltage of thin-film Silicon-on-insulator (SOI) MOSFET's , 1983, IEEE Transactions on Electron Devices.
[3] J. Colinge. Subthreshold slope of thin-film SOI MOSFET's , 1986, IEEE Electron Device Letters.
[4] I. Lindau,et al. Semiconductor surface physics research in the Space Shuttle orbit , 1977 .
[5] D. Frank,et al. Device design considerations for double-gate, ground-plane, and single-gated ultra-thin SOI MOSFET's at the 25 nm channel length generation , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).
[6] Gerard Ghibaudo,et al. IMPACT OF GATE POLYSILICON INTERFACE ON CARRIER TRAPPING LOW FREQUENCY NOISE IN ADVANCED MOSFET'S , 2006 .
[7] Denis Flandre,et al. Extended study of crosstalk in SOI-SIMOX substrates , 1995, Proceedings of International Electron Devices Meeting.
[8] Gerard Ghibaudo,et al. Improved Analysis of Low Frequency Noise in Field‐Effect MOS Transistors , 1991 .
[9] S. Haendler,et al. ON THE 1/F NOISE IN FULLY DEPLETED SOI TRANSISTORS , 2001 .
[10] C. Mazure,et al. Alternative dielectrics for advanced SOI MOSFETs: thermal properties and short channel effects , 2004, 2004 IEEE International SOI Conference (IEEE Cat. No.04CH37573).