A new heterogeneous tree-based application specific FPGA and its comparison with mesh-based application specific FPGA
暂无分享,去创建一个
Zied Marrakchi | Habib Mehrez | Umer Farooq | Husain Parvez | Umer Farooq | H. Mehrez | Z. Marrakchi | H. Parvez
[1] A. Sangiovanni-Vincentelli,et al. The TimberWolf placement and routing package , 1985, IEEE Journal of Solid-State Circuits.
[2] Deepak D. Sherlekar. Design considerations for regular fabrics , 2004, ISPD '04.
[3] Charles M. Fiduccia,et al. A linear-time heuristic for improving network partitions , 1988, 25 years of DAC.
[4] Jason Luu,et al. VPR 5.0: FPGA cad and architecture exploration tools with single-driver routing, heterogeneity and process scaling , 2009, FPGA '09.
[5] Zied Marrakchi,et al. A new Tree-based coarse-grained FPGA architecture , 2009, 2009 Ph.D. Research in Microelectronics and Electronics.
[6] T. Knight,et al. Pathfinder : A Negotiation-Based Performance-Driven Router for FPGAs , 2012 .
[7] C. D. Gelatt,et al. Optimization by Simulated Annealing , 1983, Science.
[8] Jonathan Rose,et al. Measuring the Gap Between FPGAs and ASICs , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[9] Zied Marrakchi,et al. Comparison between Heterogeneous Mesh-Based and Tree-Based Application Specific FPGA , 2011, ARC.
[10] Mike Hutton,et al. Equivalence Verification of FPGA and Structured ASIC Implementations , 2007, 2007 International Conference on Field Programmable Logic and Applications.
[11] Scott Hauck,et al. Automatic Design of Area-Efficient Configurable ASIC Cores , 2007, IEEE Transactions on Computers.
[12] J. Rose,et al. The effect of LUT and cluster size on deep-submicron FPGA performance and density , 2000, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[13] G. Karypis,et al. Multilevel k-way hypergraph partitioning , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).
[14] Vaughn Betz,et al. Using cluster-based logic blocks and timing-driven packing to improve FPGA speed and density , 1999, FPGA '99.
[15] Roy L. Russo,et al. On a Pin Versus Block Relationship For Partitions of Logic Graphs , 1971, IEEE Transactions on Computers.
[16] Alain Greiner. ALLIANCE: A complete Set of CAD Tools for teaching VLSI Design , 1992 .
[17] André DeHon,et al. Rent's rule based switching requirements , 2001, SLIP '01.
[18] Tsutomu Sasao,et al. Logic Synthesis and Verification , 2013 .
[19] Yu-Wen Tsai,et al. Structured ASIC, evolution or revolution? , 2004, ISPD '04.
[20] G. G. Stokes. "J." , 1890, The New Yale Book of Quotations.
[21] Vaughn Betz,et al. Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.
[22] Anthony J. Yu,et al. Directional and single-driver wires in FPGA interconnect , 2004, Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921).
[23] N. Maeda,et al. Design methodology and tools for NEC electronics' structured ASIC ISSP , 2004, ISPD '04.