An asynchronous architecture model for behavioral synthesis

An asynchronous architecture model for behavioral synthesis is presented. The basis of the model lies in a distributed control structure consisting of multiple communicating processes. Data processing is performed by self-timed modules. Signal transition graphs (STGs) are used to specify the behavior of the control processes. By using existing synthesis procedures for STGs, circuits based on the presented architecture model are proved to be realizable and hazard-free.<<ETX>>

[1]  Masaharu Hirayama.  A Silicon Compiler System Based on Asynchronous Architecture , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Stephen H. Unger,et al.  Asynchronous sequential switching circuits , 1969 .

[3]  Wayne Wolf,et al.  High-Level VLSI Synthesis , 1991 .

[4]  Alfred V. Aho,et al.  Compilers: Principles, Techniques, and Tools , 1986, Addison-Wesley series in computer science / World student series edition.

[5]  Luciano Lavagno,et al.  Algorithms for synthesis of hazard-free asynchronous circuits , 1991, 28th ACM/IEEE Design Automation Conference.

[6]  Tam-Anh Chu,et al.  Synthesis of self-timed VLSI circuits from graph-theoretic specifications , 1987 .

[7]  Teresa H. Y. Meng,et al.  Automatic synthesis of asynchronous circuits from high-level specifications , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Lynn Conway,et al.  Introduction to VLSI systems , 1978 .

[9]  Marly Roncken,et al.  The VLSI-programming language Tangram and its translation into handshake circuits , 1991, Proceedings of the European Conference on Design Automation..