Transition delay fault simulation with parallel critical path back-tracing and 7-valued algebra

A new method is presented for simulating of Transition Delay Faults (TDF) based on the parallel exact critical path tracing for Stuck-at Fault (SAF) analysis and subsequent TDF reasoning. A method is proposed to extend the TDF model, traditionally considered as a class of robustly tested delay faults, to a class of TDFs with extended detection conditions. Three known fault classes of delay fault sensitization are considered: robust, non-robust and functional sensitization of delay faults. Additionally, a new fourth fault class is introduced, called non-robust functionally sensitized delay fault. A novel fault analysis algorithm based on 7-valued algebra is presented, which delivers the fault coverage for all mentioned four types of TDFs.

[1]  Dong Sam Ha,et al.  SOPRANO: an efficient automatic test pattern generator for stuck-open faults in CMOS combinational circuits , 1991, DAC '90.

[2]  R. Keith Treece,et al.  CMOS IC stuck-open-fault electrical effects and design considerations , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[3]  Irith Pomeranz,et al.  Hazard-Based Detection Conditions for Improved Transition Path Delay Fault Coverage , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Raimund Ubar,et al.  Parallel fault backtracing for calculation of fault coverage , 2008, 2008 Asia and South Pacific Design Automation Conference.

[5]  A. Jutman,et al.  Fault Simulation with Parallel Critical Path Tracing for Combinational Circuits Using Structurally Synthesized BDDs , 2006 .

[6]  Ernst G. Ulrich,et al.  Concurrent simulation of nearly identical digital networks , 1974, Computer.

[7]  Irith Pomeranz.  Generation of Mixed Test Sets for Transition Faults , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Michael S. Hsiao,et al.  ALAPTF: a new transition fault model and the ATPG algorithm , 2004, 2004 International Conferce on Test.

[9]  Douglas B. Armstrong,et al.  A Deductive Method for Simulating Faults in Logic Circuits , 1972, IEEE Transactions on Computers.

[10]  André Thayse.  Boolean Calculus of Differences , 1981, Lecture Notes in Computer Science.

[11]  F. Brglez,et al.  A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .

[12]  Eric Lindbloom,et al.  Transition Fault Simulation , 1987, IEEE Design & Test of Computers.

[13]  Kwang-Ting Cheng,et al.  Classification and identification of nonrobust untestable path delay faults , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Kurt Antreich,et al.  Accelerated Fault Simulation and Fault Grading in Combinational Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Giovanni Squillero,et al.  RT-Level ITC'99 Benchmarks and First ATPG Results , 2000, IEEE Des. Test Comput..

[16]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[17]  D. M. H. Walker,et al.  A fast algorithm for critical path tracing in VLSI digital circuits , 2005, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05).

[18]  Raimund Ubar,et al.  Parallel X-fault simulation with critical path tracing technique , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[19]  Irith Pomeranz,et al.  Transition Path Delay Faults: A New Path Delay Fault Model for Small and Large Delay Defects , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[20]  Niraj K. Jha,et al.  Testing of Digital Systems , 2003 .

[21]  Gordon L. Smith,et al.  Model for Delay Faults Based upon Paths , 1985, ITC.

[22]  Irith Pomeranz,et al.  Hazard-Based Detection Conditions for Improved Transition Fault Coverage of Scan-Based Tests , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.