Fully Synthesizable Low-Area Analogue-to-Digital Converters With Minimal Design Effort Based on the Dyadic Digital Pulse Modulation

In this paper, fully-synthesizable Successive Approximation Register (SAR) Analog-to-Digital Converters (ADCs) suitable for low-cost integrated systems are proposed both for voltage and current input. The proposed ADCs are digital in nature and are based on the Dyadic Digital Pulse Modulation (DDPM) Digital-to-Analog (DAC), instead of a traditional capacitive DAC. The proposed fully-digital ADC architectures enable low-effort design, silicon area reduction, and voltage scaling down to the near-threshold region. Compared to traditional analog-intensive designs, their digital nature allows easy technology and design porting, digital-like area shrinking across CMOS technology generations, and also drastically reduced system integration effort through immersed-in-logic ADC design. The voltage-input ADC architecture is demonstrated with a 40-nm testchip showing 3,000-<inline-formula> <tex-math notation="LaTeX">$\mu \text{m}^{2}$ </tex-math></inline-formula> area, 6.4-bit ENOB, 2.8kS/s sampling rate, 40.4dB SNDR, 49.7dB SFDR, and <inline-formula> <tex-math notation="LaTeX">$3.1~\mu \text{W}$ </tex-math></inline-formula> power at 1V. A current-input ADC is also demonstrated for direct current readout without requiring a trans-resistance stage. 40-nm testchip measurements show a 5-nA to 1-<inline-formula> <tex-math notation="LaTeX">$\mu \text{A}$ </tex-math></inline-formula> input range, 4,<inline-formula> <tex-math notation="LaTeX">$970~\mu \text{m}^{2}$ </tex-math></inline-formula> area, 6.7-bit ENOB and 2.2-kS/s sample rate, at 0.94-<inline-formula> <tex-math notation="LaTeX">$\mu \text{W}$ </tex-math></inline-formula> power. Compared to the state of the art, the proposed ADC architecture exhibits the highest level of design automation (standard cell), lowest area, and the unique ability to cover direct acquisition of both voltage and current inputs, suppressing the need for transresistance amplifier in current readout.

[1]  Un-Ku Moon,et al.  Digitally synthesized stochastic flash ADC using only standard digital cells , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[2]  David Blaauw,et al.  A 346 µm 2 VCO-Based, Reference-Free, Self-Timed Sensor Interface for Cubic-Millimeter Sensor Nodes in 28 nm CMOS , 2014, IEEE Journal of Solid-State Circuits.

[3]  Mark Vesterbacka,et al.  Time-Mode Analog-to-Digital Conversion Using Standard Cells , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Deog-Kyoon Jeong,et al.  A 0.5-V Fully Synthesizable SAR ADC for On-Chip Distributed Waveform Monitors , 2019, IEEE Access.

[5]  Piotr Jasinski,et al.  Solid electrolyte gas sensors based on cyclic voltammetry with one active electrode , 2011, MSE 2011.

[6]  Un-Ku Moon,et al.  A fully automated verilog-to-layout synthesized ADC demonstrating 56dB-SNDR with 2MHz-BW , 2015, 2015 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[7]  Paolo Stefano Crovetti,et al.  breaking the boundaries between analogue and digital , 2019, Electronics Letters.

[8]  Massimo Alioto,et al.  A pW-Power Hz-Range Oscillator Operating With a 0.3–1.8-V Unregulated Supply , 2019, IEEE Journal of Solid-State Circuits.

[9]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .

[10]  Massimo Alioto,et al.  Enabling the Internet of Things: From Integrated Circuits to Integrated Systems , 2017 .

[11]  Un-Ku Moon,et al.  Domino-Logic-Based ADC for Digital Synthesis , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[12]  Kathleen Philips,et al.  A Hybrid Design Automation Tool for SAR ADCs in IoT , 2018, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Ahmed Fahmy,et al.  An All-Digital Scalable and Reconfigurable Wide-Input Range Stochastic ADC Using Only Standard Cells , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.

[14]  Hidetoshi Onodera,et al.  Wide-Supply-Range All-Digital Leakage Variation Sensor for On-Chip Process and Temperature Monitoring , 2015, IEEE Journal of Solid-State Circuits.

[15]  Massimo Alioto,et al.  Standard Cell-Based Ultra-Compact DACs in 40-nm CMOS , 2019, IEEE Access.

[16]  Abbas Z. Kouzani,et al.  MiniStat: Development and Evaluation of a Mini-Potentiostat for Electrochemical Measurements , 2019, IEEE Access.

[17]  Jan Van der Spiegel,et al.  A 10-bit 8.3MS/s switched-current successive approximation ADC for column-parallel imagers , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[18]  Massimo Alioto,et al.  Fully Synthesizable Low-Area Digital-to-Analog Converter With Graceful Degradation and Dynamic Power-Resolution Scaling , 2019, IEEE Transactions on Circuits and Systems I: Regular Papers.

[19]  Paolo S. Crovetti,et al.  All-Digital High Resolution D/A Conversion by Dyadic Digital Pulse Modulation , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[20]  Changsik Yoo,et al.  A Stochastic Flash Analog-to-Digital Converter Linearized by Reference Swapping , 2017, IEEE Access.

[21]  Alyssa B. Apsel,et al.  A Bidirectional-Current CMOS Potentiostat for Fast-Scan Cyclic Voltammetry Detector Arrays , 2018, IEEE Transactions on Biomedical Circuits and Systems.