A statistical model for extracting geometric sources of transistor performance variation

This paper provides an approach to extracting geometrical variations in nominally identical devices fabricated in close proximity to each other. The method assumes correlations between factors can be neglected. With this assumption, it is shown that geometrical variations are significant, and any study of microscopic variations, such as dopant fluctuations, must first strip away these macroscopic geometrical variations. We assess the gate length L and width W dependence of threshold voltage (V/sub T/) variations. Related geometrical variations, namely corner influences where the source and drain encounter the isolation edges are examined, and incorporated in the model. Results from the model are compared to measurements at small dimensions. The differences provide lower bounds for excess variations other than these geometrical contributions. Our study shows that these other variations account for almost half the total V/sub T/ variance at the smallest device size fabricated, demonstrating the seriousness of these other variations when scaling down devices.

[1]  A. Asenov,et al.  Intrinsic threshold voltage fluctuations in decanano MOSFETs due to local oxide thickness variations , 2002 .

[2]  I. Chen,et al.  A shallow trench isolation study for 0.25/0.18 /spl mu/m CMOS technologies and beyond , 1996, 1996 Symposium on VLSI Technology. Digest of Technical Papers.

[3]  T. Sugii,et al.  Direct measurement of V/sub th/ fluctuation caused by impurity positioning , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).

[4]  K. Takeuchi,et al.  Channel engineering for the reduction of random-dopant-placement-induced threshold voltage fluctuation , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[5]  H. Wong,et al.  Three-dimensional "atomistic" simulation of discrete random dopant distribution effects in sub-0.1 /spl mu/m MOSFET's , 1993, Proceedings of IEEE International Electron Devices Meeting.

[6]  W. Sansen,et al.  Line edge roughness: characterization, modeling and impact on device behavior , 2002, Digest. International Electron Devices Meeting,.

[7]  A. Toriumi,et al.  Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFET's , 1994 .

[8]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[9]  A.H. Montree,et al.  Effects of gate depletion and boron penetration on matching of deep submicron CMOS transistors , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[10]  H. Tuinhout.  Impact of Parametric Fluctuations on Performance and Yield of Deep-Submicron Technologies , 2002, 32nd European Solid-State Device Research Conference.

[11]  J.C. Chen,et al.  E-T based statistical modeling and compact statistical circuit simulation methodologies , 1996, International Electron Devices Meeting. Technical Digest.

[12]  P. Stolk,et al.  Modeling statistical dopant fluctuations in MOS transistors , 1998 .

[13]  K. R. Lakshmikumar,et al.  Characterisation and modeling of mismatch in MOS transistors for precision analog design , 1986 .

[14]  M. Ieong,et al.  Modeling line edge roughness effects in sub 100 nanometer gate length devices , 2000, 2000 International Conference on Simulation Semiconductor Processes and Devices (Cat. No.00TH8502).

[15]  Akira Toriumi,et al.  Experimental evidence for statistical‐inhomogeneous distributed dopant atoms in a Si metal‐oxide‐semiconductor field‐effect transistor , 1995 .

[16]  Asen Asenov,et al.  Implications of Imperfect Interfaces and Edges in Ultra‐small MOSFET Characteristics , 2002 .

[17]  Naoyuki Shigyo,et al.  Effects of microscopic fluctuations in dopant distributions on MOSFET threshold voltage , 1992 .

[18]  J. Brews,et al.  A test for lateral nonuniformities in MOS devices using only capacitance curves , 1973 .

[19]  J. Dubois,et al.  Impact of Source/drain Implants on Threshold Voltage Matching in Deep Sub-micron CMOS Technologies , 2002, 32nd European Solid-State Device Research Conference.