A methodology to design a multimedia processor core
暂无分享,去创建一个
Fabrice Monteiro | Abbas Dandache | Bernard Lepley | Abbas Ramazani | A. Dandache | B. Lepley | F. Monteiro | Abbas Ramazani
[1] Ali Elkateeb,et al. A study using a RISC core for ATM network interfaces design , 2000, Comput. Commun..
[2] M. Alamgir Hossain,et al. CISC, RISC and DSP processors in real-time signal processing and control , 1995, Microprocess. Microsystems.
[3] A. Dandache,et al. A fast CRC implementation on FPGA using a pipelined architecture for the polynomial division , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).
[4] Nader Bagherzadeh,et al. A performance comparison of several superscalar processor models with a VLIW processor , 1993, [1993] Proceedings Seventh International Parallel Processing Symposium.
[5] David A. Patterson,et al. Computer Architecture: A Quantitative Approach , 1969 .
[6] Sheldon M. Ross. Introduction to Probability Models. , 1995 .
[7] Nader Bagherzadeh,et al. Architectural Design and Analysis of a VLIW Processor , 1995 .
[8] Fabrice Monteiro,et al. A high speed encoder for recursive systematic convolutive codes , 2002, Proceedings of the Eighth IEEE International On-Line Testing Workshop (IOLTW 2002).
[9] Abbas Dandache,et al. A new processor architecture dedicated to digital modem applications , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).
[10] Abbas Dandache,et al. Design of a selective digital filter for a DAVIC compliant modem , 2000, ICECS 2000. 7th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.00EX445).
[11] Nader Bagherzadeh,et al. A performance comparison of several superscalar processor models with a VLIW processor , 1994, Microprocess. Microsystems.
[12] Theo Ungerer,et al. A survey of new research directions in microprocessors , 2000, Microprocess. Microsystems.
[13] Alessandro De Gloria. Microprocessor design for embedded system , 1999, J. Syst. Archit..