Configurable Redundant Routing for Network on Chip

In the deep sub-micron era, reliability is one of the most important concerns VLSI design. In this paper, we propose a new fault tolerant routing algorithm to achieve in-order and reliable transmission for NoC. 1) The algorithm takes the advantage of inherent spatial redundancy of NoC by sending two copies of a packet through two non-intersecting paths. 2) According to the importance of transmitted data, a tradeoff between performance and reliability is achieved by sending critical data using XY and YX routing while sending non-critical data by either XY or YX routing. Experimental results verified that the proposed algorithm RRPID is scalable for tradeoff between reliability and performance and hardware costs.

[1]  Ahmad Patooghy,et al.  XYX: A Power & Performance Efficient Fault-Tolerant Routing Algorithm for Network on Chip , 2009, 2009 17th Euromicro International Conference on Parallel, Distributed and Network-based Processing.

[2]  Radu Marculescu,et al.  Towards on-chip fault-tolerant communication , 2003, ASP-DAC '03.

[3]  Luca Benini,et al.  Analysis of error recovery schemes for networks on chips , 2005, IEEE Design & Test of Computers.

[4]  Steve B. Furber Living with Failure: Lessons from Nature? , 2006, ETS.

[5]  Luca Benini,et al.  A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[6]  Mahmut T. Kandemir,et al.  Fault tolerant algorithms for network-on-chip interconnect , 2004, IEEE Computer Society Annual Symposium on VLSI.