论文信息 - Noise determination of a current conveyor in an inverting voltage amplifier configuration

Noise determination of a current conveyor in an inverting voltage amplifier configuration

Analysis concentrated on noise performance issues of a CMOS high gain second generation current conveyor (CCII∞) is presented using both simulations and measurements results. The circuit has been fabricated in a 0.35 μm CMOS process by Austria Mikro Systeme (AMS) and it is examined analytically in terms of the noise contribution of each transistor in an inverting voltage amplifier configuration. Preliminary results about the noise minimization procedure are extracted. Regarding the topology performance characteristics, the power consumption is 93 μW and the total input referred rms noise is equal to 7.03 μV for a bandwidth of 1 Hz to 100 kHz.

Stilianos Siskos

[1] Kari Halonen,et al. CMOS Current Amplifiers: Speed versus Nonlinearity , 2010 .

[2] Erik Bruun. Analysis of the Noise Characteristics of CMOS Current Conveyors , 1997 .

[3] A. Arbel. Comparison between the noise performance of current-mode and voltage-mode amplifiers , 1995 .

[4] S. I. Long,et al. Low power GaAs current-mode 1.2 Gb/s interchip interconnections , 1997 .

[5] J. A. Connelly,et al. Low noise electronic system design , 1993 .

[6] Christofer Toumazou,et al. Analogue IC design : the current-mode approach , 1993 .

[7] Erik Bruun. On dynamic range limitations of CMOS current conveyors , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[8] Gaetano Palumbo,et al. Analysis of the noise characteristics of current-feedback operational amplifier , 2000 .

[9] Giuseppe Ferri,et al. Noise Determination in Differential Pair-Based Second Generation Current Conveyors , 2004 .

[10] Gordon W. Roberts,et al. The current conveyor: history, progress and new results , 1990 .