Quantum Effects on the Gate Capacitance of Trigate SOI MOSFETs
暂无分享,去创建一个
F Schwierz | F. Schwierz | R. Granzner | C. Schippel | S. Thiele | R Granzner | S Thiele | C Schippel
[1] W. Riess,et al. Outperforming the Conventional Scaling Rules in the Quantum-Capacitance Limit , 2008, IEEE Electron Device Letters.
[2] Yuan Taur,et al. Scaling of Nanowire Transistors , 2008, IEEE Transactions on Electron Devices.
[3] Influence of channel width on n - and p -type nano-wire-MOSFETs on silicon on insulator substrate , 2003 .
[4] D. Schroder,et al. Scaled silicon MOSFETs: degradation of the total gate capacitance , 1997 .
[5] S. Takagi,et al. Quantitative understanding of inversion-layer capacitance in Si MOSFET's , 1995 .
[6] Peter M. Asbeck,et al. A numerical Schrödinger–Poisson solver for radially symmetric nanowire core–shell structures , 2006 .
[7] J. Kavalieros,et al. High performance fully-depleted tri-gate CMOS transistors , 2003, IEEE Electron Device Letters.
[8] Francisco G. Ruiz,et al. A Comprehensive Study of the Corner Effects in Pi-Gate SOI MOSFETs , 2007 .
[9] P. Vogl,et al. nextnano: General Purpose 3-D Simulations , 2007, IEEE Transactions on Electron Devices.
[11] David L. Pulfrey,et al. Quantum capacitance in nanoscale device modeling , 2004 .
[12] B. Ryu,et al. Gate-All-Around (GAA) Twin Silicon Nanowire MOSFET (TSNWFET) with 15 nm Length Gate and 4 nm Radius Nanowires , 2006, 2006 International Electron Devices Meeting.
[13] S.C. Rustagi,et al. High-performance fully depleted silicon nanowire (diameter /spl les/ 5 nm) gate-all-around CMOS devices , 2006, IEEE Electron Device Letters.
[14] You-Seung Jin,et al. Fully working 1.25 /spl mu/m/sup 2/ 6T-SRAM cell with 45 nm gate length triple gate transistors , 2003, IEEE International Electron Devices Meeting 2003.
[15] F. Gamiz,et al. Equivalent Oxide Thickness of Trigate SOI MOSFETs With High- $\kappa$ Insulators , 2009, IEEE Transactions on Electron Devices.
[16] Juin J. Liou,et al. Nanometer CMOS , 2010 .
[17] D. Munteanu,et al. 3D quantum modeling and simulation of multiple-gate nanowire MOSFETs , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..
[18] S. Luryi. Quantum capacitance devices , 1988 .
[19] F. Gamiz,et al. A Comprehensive Study of the Corner Effects in Pi-Gate MOSFETs Including Quantum Effects , 2007, IEEE Transactions on Electron Devices.
[20] K. D. Cantley,et al. Influence of Bandstructure and Channel Structure on the Inversion Layer Capacitance of Silicon and GaAs MOSFETs , 2008, IEEE Transactions on Electron Devices.
[21] Mark S. Lundstrom,et al. Theory of ballistic nanotransistors , 2003 .