论文信息 - A simple binary random number generator: new approaches for CMOS VLSI

A simple binary random number generator: new approaches for CMOS VLSI

Random number generators (RNGs) based upon metastable operation in a CMOS latch are presented. Some different techniques to force metastable operation and detect the final state are also reported. Prototypes have been integrated and sequences produced by these generators have passed standard tests, exhibiting good random behavior.<<ETX>>

Antonio J. Acosta | Manuel J. Bellido | Angel Barriga | Manuel Valencia | José L. Huertas

[1] J.L. Huertas,et al. Analog Building Blocks for Noise and Truly Random Number Generation in CMOS VLSI , 1990, ESSCIRC '90: Sixteenth European Solid-State Circuits Conference.

[2] Peter R Shepherd,et al. New CMOS high-speed, high-accuracy auto-zero comparator design based on symmetric cross-coupled concepts , 1990 .

[3] Angel Barriga,et al. Simple binary random number generator , 1992 .

[4] F. Rosenberger,et al. Flip-flop resolving time test circuit , 1982 .

[5] Howard C. Card,et al. Cellular automata-based pseudorandom number generators for built-in self-test , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6] A. Thanailakis,et al. Pseudorandom number generators for VLSI systems based on linear cellular automata , 1991 .

[7] A. Rodriguez-Vazquez,et al. Design of an analog/digital truly random number generator , 1990, IEEE International Symposium on Circuits and Systems.

[8] Greg M. Bernstein,et al. Secure random number generation using chaotic circuits , 1990 .

[9] Thomas J. Chaney,et al. Q-Modules: Internally Clocked Delay-Insensitive Modules , 1988, IEEE Trans. Computers.

[10] Howard C. Card,et al. Parallel Random Number Generation for VLSI Systems Using Cellular Automata , 1989, IEEE Trans. Computers.