Energy effective 3D stacked hybrid NEMFET-CMOS caches
暂无分享,去创建一个
[1] Kaustav Banerjee,et al. Modeling and design of a low-voltage SOI suspended-gate MOSFET (SG-MOSFET) with a metal-over-gate architecture , 2002, Proceedings International Symposium on Quality Electronic Design.
[2] Anna W. Topol,et al. 3D Fabrication Options for High-Performance CMOS Technology , 2008 .
[3] Somayeh Sardashti,et al. The gem5 simulator , 2011, CARN.
[4] P. T. Balsara,et al. NEM relay based memory architectures for low power design , 2012, 2012 12th IEEE International Conference on Nanotechnology (IEEE-NANO).
[5] J. Patel,et al. Enabling SOI-based assembly technology for three-dimensional (3d) integrated circuits (ICs) , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..
[6] Shekhar Y. Borkar,et al. Exponential Challenges, Exponential Rewards - The future of Moore's Law , 2004, IEEE/IFIP International Conference on Very Large Scale Integration of System-on-Chip.
[7] A. Villaret,et al. 1T MEMS Memory Based on Suspended Gate MOSFET , 2006, 2006 International Electron Devices Meeting.
[8] Antonios Bazigos,et al. Ultra low power NEMFET based logic , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).
[9] H. Fujiwara,et al. Which is the best dual-port SRAM in 45-nm process technology? — 8T, 10T single end, and 10T differential — , 2008, 2008 IEEE International Conference on Integrated Circuit Design and Technology and Tutorial.
[10] Adrian M. Ionescu,et al. Can SG-FET Replace FET in Sleep Mode Circuits? , 2009, NanoNet.
[11] H.-S.P. Wong,et al. Analytical Modeling of the Suspended-Gate FET and Design Insights for Low-Power Logic , 2008, IEEE Transactions on Electron Devices.
[12] J. Cluzel,et al. Investigation on TSV impact on 65nm CMOS devices and circuits , 2010, 2010 International Electron Devices Meeting.
[13] John L. Henning. SPEC CPU2000: Measuring CPU Performance in the New Millennium , 2000, Computer.