Environment for multiprocessor simulator development

Performance estimation is essential for designing and investigating new architectures including multiprocessors. Software simulation is one of the most common methods, since there is no limitation on device technology nor hardware configuration. Although lots of software simulators have been developed and used, they must be modified for each distinct target system. For designers of new architectures, it is often a cumbersome job. ISIS, an architecture independent simulation kit for multiprocessors, is developed so as to reduce such designers load. It includes various small simulators called "Units" corresponding to processors, buses, memories, caches and I/O devices. ISIS users can build simulators for their original target architectures only by connecting "Units" each other. The implementation cost is much reduced with little runtime overhead. A sample instruction-level multiprocessor simulator which has 4 processors can be executed 40000 to 70000 steps per second. This paper also reports experimental results of ISIS in various research projects.

[1]  John L. Hennessy,et al.  Multiprocessor Simulation and Tracing Using Tango , 1991, ICPP.

[2]  Anant Agarwal,et al.  Multiprocessor cache analysis using ATUM , 1988, ISCA '88.

[3]  Anoop Gupta,et al.  The SPLASH-2 programs: characterization and methodological considerations , 1995, ISCA.

[4]  Takashi Fujiwara,et al.  MAPLE : A custom processor for the multiprocessor system ASCA , 1998 .

[5]  Hideharu Amano,et al.  Shared vs. Snoop: Evaluation of Cache Structure for Single-Chip Multiprocessors , 1997, Euro-Par.

[6]  Mendel Rosenblum,et al.  Embra: fast and flexible machine simulation , 1996, SIGMETRICS '96.

[7]  Hideharu Amano,et al.  The preliminary evaluation of MBP-light with two protocol policies for a massively parallel processor-JUMP-1 , 1999, Proceedings. Frontiers '99. Seventh Symposium on the Frontiers of Massively Parallel Computation.

[8]  Anoop Gupta,et al.  Complete computer system simulation: the SimOS approach , 1995, IEEE Parallel Distributed Technol. Syst. Appl..

[9]  W. Kent Fuchs,et al.  Analysis of Hypercube Cache Performance Using Address Traces Generated by TRAPEDS , 1989, ICPP.

[10]  Josep Torrellas,et al.  The Augmint multiprocessor simulation toolkit for Intel x86 architectures , 1996, Proceedings International Conference on Computer Design. VLSI in Computers and Processors.

[11]  村岡 洋一,et al.  The massively parallel processing system JUMP-1 , 1996 .

[12]  Hideharu Amano,et al.  Message transfer algorithms on the recursive diagonal torus , 1994, Proceedings of the International Symposium on Parallel Architectures, Algorithms and Networks (ISPAN).