Field programmable gate array implementation of a generalized decoder for structured low-density parity check codes

This work describes a generalized decoder implementation for structured low-density parity check (LDPC) codes. The decoder features low logic consumption, efficient memory management, and full parameterization for reconfiguration. The goal is to provide a unified solution for fast evaluation of a broad class of structured LDPC codes utilizing the properties of field programmable gate arrays (FPGA): high speed and configurability. As a fully reconfigurable core, it is ready to be used in different applications to lower the design to market time. The throughput and resource consumptions are evaluated.

[1]  Keshab K. Parhi,et al.  A 54 Mbps (3,6)-regular FPGA LDPC decoder , 2002, IEEE Workshop on Signal Processing Systems.

[2]  Shu Lin,et al.  Low density parity check codes: construction based on finite geometries , 2000, Globecom '00 - IEEE. Global Telecommunications Conference. Conference Record (Cat. No.00CH37137).

[3]  S. Olcer,et al.  Decoder architecture for array-code-based LDPC codes , 2003, GLOBECOM '03. IEEE Global Telecommunications Conference (IEEE Cat. No.03CH37489).

[4]  Jaekyun Moon,et al.  Parallel VLSI architectures for a class of LDPC codes , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[5]  Sarah J. Johnson,et al.  Construction of low-density parity-check codes from Kirkman triple systems , 2001, GLOBECOM'01. IEEE Global Telecommunications Conference (Cat. No.01CH37270).

[6]  Naresh R. Shanbhag,et al.  Low-power VLSI decoder architectures for LDPC codes , 2002, ISLPED '02.

[7]  A. Blanksby,et al.  A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder , 2001, IEEE J. Solid State Circuits.

[8]  Andrew J. Blanksby,et al.  Parallel decoding architectures for low density parity check codes , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[9]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[10]  A. J. Blanksby,et al.  A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder , 2001, IEEE J. Solid State Circuits.

[11]  David J. C. MacKay,et al.  Good Codes Based on Very Sparse Matrices , 1995, IMACC.

[12]  Niclas Wiberg,et al.  Codes and Decoding on General Graphs , 1996 .

[13]  Michel C. Jeruchim,et al.  Techniques for Estimating the Bit Error Rate in the Simulation of Digital Communication Systems , 1984, IEEE J. Sel. Areas Commun..

[14]  David Burshtein,et al.  On the application of LDPC codes to arbitrary discrete-memoryless channels , 2003, IEEE Transactions on Information Theory.