An embedded infrastructure of debug and trace interface for the DSP platform

The paper presents an infrastructure for debug and trace of the embedded digital signal processor (DSP) system, consisting of the in-system trace interface and its methodology to optimize the compression rate of the program and data traces. The platform has been implemented in a multimedia dual-core SOC design with little area overhead. Both the benchmark evaluation and realistic system integration justified the efficiency and effectiveness of our approach.

[1]  Klaus D. McDonald-Maier,et al.  Debug support strategy for systems-on-chips with multiple processor cores , 2006, IEEE Transactions on Computers.

[2]  Gérard Memmi,et al.  A reconfigurable design-for-debug infrastructure for SoCs , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[3]  Ing-Jer Huang,et al.  A Hardware Approach to Real-Time Program Trace Compression for Embedded Processors , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Harry Siebert,et al.  Debug support, calibration and emulation for multiple processor and powertrain control SoCs [automotive applications] , 2005, Design, Automation and Test in Europe.

[5]  Ing-Jer Huang,et al.  An Embedded Multi-resolution AMBA Trace Analyzer for Microprocessor-based SoC Integration , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[6]  Nicola Nicolici,et al.  On using lossless compression of debug data in embedded logic analysis , 2007, 2007 IEEE International Test Conference.