25 Gb/s NRZ and 50 Gb/s PAM-4 Transimpedance Amplifier with Active Feedback and Equalization in 90 nm CMOS Technology

In this paper, a high-linearity transimpedance amplifier (TIA) was designed in 90 nm CMOS technology. The input stage of the TIA was a regulated cascade circuit for low input impedance. The active feedback structure was used to replace the feedback resistor and to reduce the chip size. An equalizer was also used in the TIA to compensate the high-frequency response. Within input current amplitude of 1.1 mA, the total harmonic distortion of the TIA can be below 5%. The bandwidth of the TIA was about 26 GHz and its input-referred current density was below 74 pA/√Hz within the bandwidth. The TIA can be applied in 25 Gb/s non-return zero (NRZ) and 50 Gb/s (25 Gbaud) four-level pulse amplitude modulation (PAM-4) optical receivers. The power dissipation of the chip is 11.6 mW and the chip area is 0.151 mm2.

[1]  Qin Li,et al.  Demonstration of 53.125 Gb/s, CWDM, PAM-4, Directly Modulated Laser Transmission over 20 km SMF , 2018, 2018 Optical Fiber Communications Conference and Exposition (OFC).

[2]  P. Andrekson,et al.  4-PAM for high-speed short-range optical communications , 2012, IEEE/OSA Journal of Optical Communications and Networking.

[3]  Yiqun Liu,et al.  Low-Noise High-Linearity 56Gb/s PAM-4 Optical Receiver in 45nm SOI CMOS , 2018, 2018 IEEE International Symposium on Circuits and Systems (ISCAS).

[4]  HanJungwon,et al.  A 20-Gb/s transformer-based current-mode optical receiver in 0.13-µm CMOS , 2010 .

[5]  Maryam Shojaei Baghini,et al.  A 4–14 Gbps inductor-less adaptive linear equalizer using hybrid filter in 65 nm CMOS technology , 2015, Sixteenth International Symposium on Quality Electronic Design.

[6]  Shen-Iuan Liu,et al.  A 40Gb/s Transimpedance-AGC Amplifier with 19dB DR in 90nm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  Sung Min Park,et al.  A 50-Gb/s differential transimpedance amplifier in 65nm CMOS technology , 2014, 2014 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[8]  Tan Yung Sern,et al.  A low power wideband differential transimpedance amplifier for optical receivers in 0.18-μm CMOS , 2013, 2013 IEEE 11th International New Circuits and Systems Conference (NEWCAS).

[9]  Sudeep Bhoja,et al.  PAM4 signaling for intra-data center and data center to data center connectivity (DCI) , 2017, 2017 Optical Fiber Communications Conference and Exhibition (OFC).

[10]  Richard Booth,et al.  A process and temperature insensitive CMOS linear TIA for 100 Gbps/λ PAM-4 optical links , 2018, 2018 IEEE Custom Integrated Circuits Conference (CICC).

[11]  Hammoudi Escid,et al.  Design of high speed transimpedance amplifier for optical communication systems , 2017, 2017 Seminar on Detection Systems Architectures and Technologies (DAT).