Digital Single Event Transient Trends With Technology Node Scaling

We have measured the single-event-transient (SET) width as a function of cross-section over three CMOS bulk/epitaxial technology nodes (0.25, 0.18 and 0.13 mum) using an identically scaled programmable-delay temporal-latch technique. Both the maximum width of the SET pulse and the cross-section are shown to depend primarily on the supply voltage, with a substantial increase in transient width and cross-section with lower operating potentials

[1]  P. Eaton,et al.  Variation of digital SET pulse widths and the implications for single event hardening of advanced CMOS processes , 2005, IEEE Transactions on Nuclear Science.

[2]  R.D. Schrimpf,et al.  Single event transient pulse widths in digital microcircuits , 2004, IEEE Transactions on Nuclear Science.

[3]  K. Avery,et al.  Heavy ion-induced digital single-event transients in deep submicron Processes , 2004, IEEE Transactions on Nuclear Science.

[4]  S. P. Buchner,et al.  Laboratory tests for single-event effects , 1996 .

[5]  P. Eaton,et al.  Soft error rate mitigation techniques for modern microcircuits , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).

[6]  W. Kolasinski,et al.  Effects of Heavy Ions on Microcircuits in Space: Recently Investigated Upset Mechanisms , 1987, IEEE Transactions on Nuclear Science.

[7]  M. Baze,et al.  Comparison of error rates in combinational and sequential logic , 1997 .

[8]  S. Buchner,et al.  Dependence of the SEU window of vulnerability of a logic circuit on magnitude of deposited charge , 1993 .

[9]  D.M. Newberry,et al.  Single event upset error propagation between interconnected VLSI logic devices , 1991, RADECS 91 First European Conference on Radiation and its Effects on Devices and Systems.

[10]  K. Avery,et al.  Single event transient pulsewidth measurements using a variable temporal latch technique , 2004, IEEE Transactions on Nuclear Science.

[11]  P. H. Eaton,et al.  SEU and SET Mitigation Techniques for FPGA Circuit and Configuration Bit Storage Design , 2005 .

[12]  M. Baze,et al.  Attenuation of single event induced pulses in CMOS combinational logic , 1997 .

[13]  P. Dodd,et al.  Production and propagation of single-event transients in high-speed digital logic ICs , 2004, IEEE Transactions on Nuclear Science.