A 40-Gb/s transceiver in 0.13-μm CMOS technology

A fully integrated 40-Gb/s transceiver is implemented in a 0.13-mum CMOS technology. This paper describes the challenges in designing a 20-GHz input sampler, a 20-GHz quadrature LC-VCO, a 20-GHz bang-bang phase detector, and a 40-Gb/s equalizer. The transceiver occupies 1.7 times 2.9 mm2 and dissipates 3.6 W from a 1.45-V supply. With the equalizer on, the transmit jitter of the 39-Gb/s 215-1 PRBS data is 1.85 psrms over a wire-bonded plastic ball grid array (PBGA) package, an 8-mm RO-4350B PCB trace, an on-board 2.4-mm connector, and a 1 m-long 2.4-mm coaxial cable, while the recovered clock jitter is 1.77 psrms. The measured BER is < 10-14.

[1]  Hai Tao,et al.  A 40-43Gb/s clock and data recovery IC with integrated SFI-5 1:16 demultiplexer in SiGe technology , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[2]  Deog-Kyoon Jeong,et al.  Circuit techniques for a 40Gb/s transmitter in 0.13/spl mu/m CMOS , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[3]  Deog-Kyoon Jeong,et al.  A 20-GHz phase-locked loop for 40-gb/s serializing transmitter in 0.13-/spl mu/m CMOS , 2006, IEEE Journal of Solid-State Circuits.

[4]  D. K. Shaeffer,et al.  Performance-optimized microstrip coupled VCOs for 40-GHz and 43-GHz OC-768 optical transmission , 2003, IEEE J. Solid State Circuits.