Fault model and test procedure for phase change memory

Chalcogenide-based phase change memory (PCM) is a type of non-volatile memory that will most likely replace the currently widespread flash memory. Current research on PCM targets the integration feasibility, as well as the reliability of such memory technology into the currently used complementary metal oxide semiconductor (CMOS) process. Such studies identified special failure modes, known as disturbs, as well as other PCM specific faults. In this study, the authors identify these failures, analyse their behaviours and develop fault primitives/models that describe these faults accurately and effectively. In addition, the authors propose an efficient test algorithm, called March-PCM, to test for these faults and compare its performance to some previously developed test algorithms.

[1]  Jen-Chieh Yeh,et al.  RAMSES-FT: a fault simulator for flash memory testing and diagnostics , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[2]  Roberto Bez,et al.  Programming and disturb characteristics in nonvolatile phase-change memories , 2004 .

[3]  U-In Chung,et al.  An edge contact type cell for Phase Change RAM featuring very low power consumption , 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407).

[4]  D. Ielmini,et al.  Reliability study of phase-change nonvolatile memories , 2004, IEEE Transactions on Device and Materials Reliability.

[5]  D. Ielmini,et al.  Status and challenges of PCM modeling , 2007, ESSDERC 2007 - 37th European Solid State Device Research Conference.

[6]  D. Ielmini,et al.  Analysis of phase-transformation dynamics and estimation of amorphous-chalcogenide fraction in phase-change memories , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.

[7]  A. J. van de Goor,et al.  Testing Semiconductor Memories: Theory and Practice , 1998 .

[8]  D. Ielmini,et al.  Intrinsic Data Retention in Nanoscaled Phase-Change Memories—Part I: Monte Carlo Model for Crystallization and Percolation , 2006, IEEE Transactions on Electron Devices.

[9]  G. Muller,et al.  Emerging non-volatile memory technologies , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[10]  Naoki Kitai,et al.  Phase change RAM operated with 1.5-V CMOS as low cost embedded memory , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[11]  Zaid Al-Ars,et al.  Functional memory faults: a formal notation and a taxonomy , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[12]  R. Quinn,et al.  Chalcogenide-based non-volatile memory technology , 2001, 2001 IEEE Aerospace Conference Proceedings (Cat. No.01TH8542).

[13]  D. Ielmini,et al.  Modeling of Programming and Read Performance in Phase-Change Memories—Part II: Program Disturb and Mixed-Scaling Approach , 2008, IEEE Transactions on Electron Devices.

[14]  D. Ielmini,et al.  Recovery and Drift Dynamics of Resistance and Threshold Voltages in Phase-Change Memories , 2007, IEEE Transactions on Electron Devices.

[15]  Vishwani D. Agrawal,et al.  Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits [Book Review] , 2000, IEEE Circuits and Devices Magazine.

[16]  T. Lowrey,et al.  Ovonic unified memory - a high-performance nonvolatile memory technology for stand-alone memory and embedded applications , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[17]  R. Bez,et al.  An 8Mb demonstrator for high-density 1.8V Phase-Change Memories , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[18]  Kewal K. Saluja,et al.  Optimizing program disturb fault tests using defect-based testing , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[19]  R. Bez,et al.  Phase-change memory technology for embedded applications , 2004, Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850).

[20]  S. Lai,et al.  Current status of the phase change memory and its future , 2003, IEEE International Electron Devices Meeting 2003.

[21]  Mohammad Gh. Mohammad,et al.  Techniques for Disturb Fault Collapsing , 2007, J. Electron. Test..

[22]  Ali A. Orouji,et al.  Phase Change Memory Faults , 2006, VLSI Design.

[23]  D. Ielmini,et al.  Electrical characterization of anomalous cells in phase change memory arrays , 2006, 2006 International Electron Devices Meeting.

[24]  Bin Li,et al.  Progress on design and demonstration of the 4MB chalcogenide-based random access memory , 2004, Proceedings. 2004 IEEE Computational Systems Bioinformatics Conference.

[25]  X.Q. Wei,et al.  Thermal modelling and simulation of non-volatile and non-rotating phase change memory cell , 2004, Proceedings. 2004 IEEE Computational Systems Bioinformatics Conference.

[26]  J. Rodgers,et al.  Chalcogenide memory arrays: characterization and radiation effects , 2003 .

[27]  Y.T. Kim,et al.  Phase-change chalcogenide nonvolatile RAM completely based on CMOS technology , 2003, 2003 International Symposium on VLSI Technology, Systems and Applications. Proceedings of Technical Papers. (IEEE Cat. No.03TH8672).

[28]  A. Pirovano,et al.  Scaling analysis of phase-change memory technology , 2003, IEEE International Electron Devices Meeting 2003.

[29]  X.Q. Wei,et al.  Universal HSPICE model for chalcogenide based phase change memory elements , 2004, Proceedings. 2004 IEEE Computational Systems Bioinformatics Conference.

[30]  Bruce F. Cockburn,et al.  An electrical simulation model for the chalcogenide phase-change memory cell , 2003, Records of the 2003 International Workshop on Memory Technology, Design and Testing.

[31]  A. Pirovano,et al.  Low-field amorphous state resistance and threshold voltage drift in chalcogenide materials , 2004, IEEE Transactions on Electron Devices.

[32]  G. Torelli,et al.  4-Mb MOSFET-selected phase-change memory experimental chip , 2004, Proceedings of the 30th European Solid-State Circuits Conference.

[33]  C. H. Lam,et al.  Phase-change Memory , 2007, DRC 2007.

[34]  D. Ielmini,et al.  Anomalous Cells With Low Reset Resistance in Phase-Change-Memory Arrays , 2007, IEEE Electron Device Letters.