Design and Synthesis of a Three Input Flagged Prefix Adder
暂无分享,去创建一个
[1] Harold S. Stone,et al. A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations , 1973, IEEE Transactions on Computers.
[2] James E. Stine,et al. Constant addition utilizing flagged prefix structures , 2005, 2005 IEEE International Symposium on Circuits and Systems.
[3] Milos D. Ercegovac,et al. Digital Arithmetic , 2003, Wiley Encyclopedia of Computer Science and Engineering.
[4] J. Saniie,et al. Performance Evaluation of Flagged Prefix Adders for Constant Addition , 2006, 2006 IEEE International Conference on Electro/Information Technology.
[5] Reto Zimmermann,et al. Binary adder architectures for cell-based VLSI and their synthesis , 1997 .
[6] Erdal Oruklu,et al. Design and Synthesis of Flagged Binary Adders with Constant Addition , 2006, 2006 49th IEEE International Midwest Symposium on Circuits and Systems.
[7] James E. Stine,et al. A standard cell library for student projects , 2003, Proceedings 2003 IEEE International Conference on Microelectronic Systems Education. MSE'03.
[8] Neil Burgess,et al. The Flagged Prefix Adder and its Applications in Integer Arithmetic , 2002, J. VLSI Signal Process..
[9] H. T. Kung,et al. A Regular Layout for Parallel Adders , 1982, IEEE Transactions on Computers.