Localization concept of re-decomposition area to fix hotspots for LELE process
暂无分享,去创建一个
Chikaaki Kodama | Shigeki Nojima | Atsushi Takahashi | Keishi Sakanushi | Yukihide Kohira | Satoshi Tanaka | Yoko Yokoyama
[1] Vincent Wiaux,et al. Double pattern EDA solutions for 32nm HP and beyond , 2007, SPIE Advanced Lithography.
[2] Kenichi Oyama,et al. Advanced self-aligned DP process development for 22-nm node and beyond , 2010, Advanced Lithography.
[3] Puneet Gupta,et al. A framework for double patterning-enabled design , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[4] Puneet Gupta,et al. Layout Decomposition and Legalization for Double-Patterning Technology , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[5] Andrew B. Kahng,et al. Layout decomposition for double patterning lithography , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.
[6] Kun Yuan,et al. Layout Decomposition for Triple Patterning Lithography , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[7] Soichi Inoue,et al. Full-Chip Layout Optimization for Process Margin Enhancement Using Model-Based Hotspot Fixing System , 2010 .