Localization concept of re-decomposition area to fix hotspots for LELE process

ABSTRACT Among several double patterning methods, Litho-Etch-Litho-Etch type DPT is known to have an advantage of layout flexibility. There are two problems when a hotspot, which is not fixable by tuning OPC, is detected on a wafer or during lithography compliance verification. One is to redo decompos ition, OPC and verification is quite time consuming. The other is a risk to introduce a new hotspot at different locations. In this report, a new method to fix hotspot with layout modification of limited area will be presented. The proposed method can reduce not only repair turnaround time but also a risk of new hotspot generation. Keywords: Double patterning, DFM, LELE, layout modification, hotspot, decomposition 1. INTRODUCTION It has been a long time since single patterning with an ArF immersion exposure tool reached its physical limit. Double patterning technology (DPT) is one of the promising techniques for 20nm technology node and beyond. 1 For Litho-Etch-Litho-Etch (LELE) process, whic h is one of the DPTs, layout design needs to be decomposed into two masks, usually utilizing graph theory.

[1]  Vincent Wiaux,et al.  Double pattern EDA solutions for 32nm HP and beyond , 2007, SPIE Advanced Lithography.

[2]  Kenichi Oyama,et al.  Advanced self-aligned DP process development for 22-nm node and beyond , 2010, Advanced Lithography.

[3]  Puneet Gupta,et al.  A framework for double patterning-enabled design , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[4]  Puneet Gupta,et al.  Layout Decomposition and Legalization for Double-Patterning Technology , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Andrew B. Kahng,et al.  Layout decomposition for double patterning lithography , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[6]  Kun Yuan,et al.  Layout Decomposition for Triple Patterning Lithography , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Soichi Inoue,et al.  Full-Chip Layout Optimization for Process Margin Enhancement Using Model-Based Hotspot Fixing System , 2010 .