High speed DCT/IDCT using a pipelined CORDIC algorithm

This paper describes DCT (IDCT) computations using the CORDIC algorithm. By rewriting the DCT, for a 1/spl times/8 DCT only 6 CORDIC computations are needed, whereas a 1/spl times/16 DCT requires 22 CORDIC computations. But these can all be pipelined through a single CORDIC unit, so 16/spl times/16 DCT's becomes feasible for HDTV compression. Only some simple adders, registers and a more complicated carry look-ahead adder are needed, end the computing speed can be very high. Limited only by the delay of a carry look-ahead adder, the delay time of the pipelined structure is 2-10 ns and the data rate as 100-500 MHz for an 8/spl times/8 DCT/IDCT and 72.2-366.6 MHz for a 16/spl times/16 DCT/IDCT when using two units.<<ETX>>

[1]  Martin Vetterli,et al.  A Discrete Fourier-Cosine Transform Chip , 1986, IEEE J. Sel. Areas Commun..

[2]  Zhenyang Wu,et al.  An efficient CORDIC array structure for the implementation of discrete cosine transform , 1995, IEEE Transactions on Signal Processing.

[3]  S. Walther.  A unified algorithm for elementary functions , 1899 .

[4]  Alvin M. Despain,et al.  Fourier Transform Computers Using CORDIC Iterations , 1974, IEEE Transactions on Computers.

[5]  Henrique S. Malvar.  Fast computation of discrete cosine transform through fast Hartley transform , 1986 .

[6]  Douglas L. Jones,et al.  Real-valued fast Fourier transform algorithms , 1987, IEEE Trans. Acoust. Speech Signal Process..

[7]  M. J. Narasimha,et al.  On the Computation of the Discrete Cosine Transform , 1978, IEEE Trans. Commun..

[8]  W. Paik,et al.  DigiCipher-all digital, channel compatible, HDTV broadcast system , 1990 .

[9]  Masato Edahiro,et al.  DCT/IDCT processor for HDTV developed with dsp silicon compiler , 1993, J. VLSI Signal Process..

[10]  Bede Liu,et al.  A new hardware realization of digital filters , 1974 .

[11]  Ja-Ling Wu,et al.  Constant-rotation DCT architecture based on CORDIC techniques , 1990 .

[12]  Jack E. Volder.  The CORDIC Trigonometric Computing Technique , 1959, IRE Trans. Electron. Comput..

[13]  Y. Inoue,et al.  A 100MHz 2-D Discrete Cosine Transform Core Processor , 1991, Symposium on VLSI Circuits.

[14]  Ja-Ling Wu,et al.  Novel concurrent architecture to implement the discrete cosine transform based on index partitions , 1990 .

[15]  Weiping Li,et al.  A new algorithm to compute the DCT and its inverse , 1991, IEEE Trans. Signal Process..

[16]  J. Makhoul.  A fast cosine transform in one and two dimensions , 1980 .

[17]  N. Ahmed,et al.  Discrete Cosine Transform , 1996 .

[18]  Masahiko Yoshimoto,et al.  A 100-MHz 2-D discrete cosine transform core processor , 1992 .