论文信息 - A programmable highly parallel architecture for digital signal processing

A programmable highly parallel architecture for digital signal processing

Integrated circuits for digital signal processing (DP) can roughly be classified into two categories: programmable preprocessors or application-specific integrated circuits. The authors propose an intermediate solution based on a regular array of identical cells which can be programmed with a synchronous declarative language, LUSTRE. The main features of LUSTRE and results of performance studies are given.<<ETX>>

G. Mazare | E. Payan

[1] Israel Koren,et al. A data-driven VLSI array for arbitrary algorithms , 1988, Computer.

[2] G. Mazare,et al. Image reconstruction using an original asynchronous cellular array , 1989, IEEE International Symposium on Circuits and Systems,.

[3] Renaud Cornu-Emieux. Réseau de cellules intégré : étude d'architectures pour des applications de CAO de VLSI. (Integrated cell network: architecture study for vlsi cad applications) , 1988 .

[4] Zhiwei Xu,et al. Multipipeline Networking for Compound Vector Processing , 1988, IEEE Trans. Computers.

[5] Philippe Objois. Réseau de cellules intégré : mécanisme de communication inter-cellulaire et application à la simulation logique. (Integrated cell network : inter-cell communication mechanism and application to logical simulation) , 1988 .

[6] H. T. Kung. Why systolic architectures? , 1982, Computer.