Reconfigurable Stateful nor Gate for Large-Scale Logic-Array Integrations
暂无分享,去创建一个
[1] L.O. Chua,et al. Memristive devices and systems , 1976, Proceedings of the IEEE.
[2] D. Stewart,et al. The crossbar latch: Logic value storage, restoration, and inversion in crossbar circuits , 2005 .
[3] D. Strukov,et al. CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices , 2005 .
[4] R. Williams,et al. Nano/CMOS architectures using a field-programmable nanowire interconnect , 2007 .
[5] D. Stewart,et al. The missing memristor found , 2009, Nature.
[6] Gregory S. Snider,et al. ‘Memristive’ switches enable ‘stateful’ logic operations via material implication , 2010, Nature.
[7] Sung-Mo Kang,et al. Stateful logic pipeline architecture , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).