Area-efficient multipliers for digital signal processing applications
暂无分享,去创建一个
[1] C. Lerouge,et al. A fast 16 bit NMOS parallel multiplier , 1984, IEEE Journal of Solid-State Circuits.
[2] Gehan A. J. Amaratunga,et al. 8*8 bit pipelined Dadda multiplier in CMOS , 1988 .
[3] Shinji Nakamura,et al. A Single Chip Parallel Multiplier by MOS Technology , 1988, IEEE Trans. Computers.
[4] M.T. Fertsch,et al. A 16 bitx16 bit pipelined multiplier macrocell , 1985, IEEE Journal of Solid-State Circuits.
[5] M. Hatamian,et al. A 70-MHz 8-bit/spl times/8-bit parallel pipelined multiplier in 2.5-/spl mu/m CMOS , 1986 .
[6] Bruce A. Wooley,et al. A Two's Complement Parallel Array Multiplication Algorithm , 1973, IEEE Transactions on Computers.
[7] D. Schmitt-Landsiedel,et al. A Pipelined 330 MHz Multiplier , 1985, ESSCIRC '85: 11th European Solid-State Circuits Conference.