Execution semantics and formalisms for multi-abstraction TLM assertions

Electronic system level (ESL) reflects the current trend in hardware design and verification towards abstraction levels higher than RTL referred to as transaction level (TL). Raising the abstraction level leads to reduced complexity compared to classical RTL modeling; however, due to this lack of detail, verification of higher level models produces new problems. Assertion based verification (ABV) - a well established RTL methodology - is a good example of this. Temporal relations in RTL properties are specified in terms of clocks that trigger the design. It is not obvious how to specify properties for more abstract, non-clocked models where the notion of lime is annotated as estimated delay values or omitted completely. Since ABV has already shown to be a strong methodology for functional RTL verification, we expect the same benefit for TL by lifting current ABV approaches to a higher level. In this paper we present a prototypic formal framework for specifying TL properties. We focus our work on three TL model views, as defined in the OSCI TLM standard. For each view we describe the model of computation and derive the required operators. Furthermore, we explain the required execution semantics and give some application examples

[1]  Christian Haubelt,et al.  Assertion-Based Verification of Transaction Level Models , 2006, MBMV.

[2]  Frank Ghenassia,et al.  Transaction Level Modeling with SystemC , 2005 .

[3]  S. Tahar,et al.  On the extension of SystemC by SystemVerilog assertions , 2004, Canadian Conference on Electrical and Computer Engineering 2004 (IEEE Cat. No.04CH37513).

[4]  Rolf Drechsler,et al.  Formal verification of LTL formulas for SystemC designs , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[5]  Wolfgang Rosenstiel,et al.  Efficient and Customizable Integration of Temporal Properties into SystemC , 2006 .

[6]  Grant Martin SystemC and the future of design languages: opportunities for users and research , 2003, 16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings..

[7]  Sofiène Tahar,et al.  Towards an efficient assertion based verification of SystemC designs , 2004, Proceedings. Ninth IEEE International High-Level Design Validation and Test Workshop (IEEE Cat. No.04EX940).

[8]  Florence Maraninchi,et al.  LusSy: a toolbox for the analysis of systems-on-a-chip at the transactional level , 2005, Fifth International Conference on Application of Concurrency to System Design (ACSD'05).

[9]  Xi Chen,et al.  Assertion Based Verification and Analysis of Network Processor Architectures , 2004, Des. Autom. Embed. Syst..