Execution semantics and formalisms for multi-abstraction TLM assertions
暂无分享,去创建一个
[1] Christian Haubelt,et al. Assertion-Based Verification of Transaction Level Models , 2006, MBMV.
[2] Frank Ghenassia,et al. Transaction Level Modeling with SystemC , 2005 .
[3] S. Tahar,et al. On the extension of SystemC by SystemVerilog assertions , 2004, Canadian Conference on Electrical and Computer Engineering 2004 (IEEE Cat. No.04CH37513).
[4] Rolf Drechsler,et al. Formal verification of LTL formulas for SystemC designs , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..
[5] Wolfgang Rosenstiel,et al. Efficient and Customizable Integration of Temporal Properties into SystemC , 2006 .
[6] Grant Martin. SystemC and the future of design languages: opportunities for users and research , 2003, 16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings..
[7] Sofiène Tahar,et al. Towards an efficient assertion based verification of SystemC designs , 2004, Proceedings. Ninth IEEE International High-Level Design Validation and Test Workshop (IEEE Cat. No.04EX940).
[8] Florence Maraninchi,et al. LusSy: a toolbox for the analysis of systems-on-a-chip at the transactional level , 2005, Fifth International Conference on Application of Concurrency to System Design (ACSD'05).
[9] Xi Chen,et al. Assertion Based Verification and Analysis of Network Processor Architectures , 2004, Des. Autom. Embed. Syst..