Results on the self-testing capabilities of multiplexed data conversion systems based on charge-redistribution techniques in binary-weighted capacitor arrays are presented. Efficient error detection is achieved by applying different sets of relevant input digital codes according to the capacitor under test. The subsequent error analysis makes it possible to relate the detected errors with those input digital codes and the digital codes obtained at the output of the system, and hence determine its linearity characteristic. Since the resulting information can be written in a testing memory to allow the automatic self-testing of the system without requiring a very high performance auxiliary D/A converter nor expensive computing capabilities for data processing, a low-cost quality control can be easily be implemented.<<ETX>>
[1]
Johan Schoukens,et al.
Dynamic testing and diagnostics of A/D converters
,
1986
.
[2]
Cheng-Chung Shih,et al.
A CMOS analog front end for 9600BPS facsimile modem
,
1987,
1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[3]
R. W. Schalk,et al.
A CMOS 5-V analog front end for 9600-bit/s facsimile modems
,
1987
.
[4]
J. Doernberg,et al.
Full-speed testing of A/D converters
,
1984
.
[5]
F. Maloberti,et al.
A Mixed-Mode A/D Converter with Self-Testing Capability
,
1988,
ESSCIRC '88: Fourteenth European Solid-State Circuits Conference.