A 9GHz injection locked loop optical clock receiver in 32-nm CMOS

The bottleneck of multi-core processors performance will be the I/O, for both on-chip core-to-core I/0, and off-chip core-to-memory. Integrated silicon photonics can potentially provide high-bandwidth low-power signal and clock distribution for multi-core processors, by exploiting wavelength-division multiplexing. This thesis presents the technology environment of the monolithic optical/electrical chip, and then focuses on how an optical method would look like for both source-synchronous link and for on-chip global clock distribution. The injection-locked loop clock receiver that suits this architecture breaks the bandwidth/sensitivity tradeoff, and a self-adjusting mechanism is added to increase robustness. The simulated receiver sensitivity is-14dBm at 9GHz, consuming 77.14pW and generating jitter within 0. 15ps when locked onto a mode-locked laser clock source. The chip infrastructure and testing procedures are then presented, and lastly a truly integrated optical-electrical design flow is shown as well.

[1]  F.J. Leonberger,et al.  Optical interconnections for VLSI systems , 1984, Proceedings of the IEEE.

[2]  Cheolhwan Kim,et al.  Wavelength and polarization insensitive all-optical clock recovery from 96-Gb/s data by using a two-section gain-coupled DFB laser , 2003, IEEE Photonics Technology Letters.

[3]  Rajeev J Ram,et al.  Photonic Device Layout Within the Foundry CMOS Design Environment , 2010, IEEE Photonics Technology Letters.

[4]  M. Horowitz,et al.  A 2.4 Gb/s/pin simultaneous bidirectional parallel link with per-pin skew compensation , 2000, IEEE Journal of Solid-State Circuits.

[6]  David Wentzlaff,et al.  Processor: A 64-Core SoC with Mesh Interconnect , 2010 .

[7]  Ting Wang,et al.  Multigigabits per second board-level clock distribution schemes using laminated end-tapered fiber bundles , 1998, IEEE Photonics Technology Letters.

[8]  David A. B. Miller,et al.  Receiver-less optical clock injection for clock distribution networks , 2003 .

[9]  Kresten Yvind,et al.  High-performance 10 GHz all-active monolithic modelocked semiconductor lasers , 2004 .

[10]  Takashi Sato,et al.  A 5-GByte/s data-transfer scheme with bit-to-bit skew control for synchronous DRAM , 1999 .

[11]  Ray T. Chen,et al.  Fully embedded board-level guided-wave optoelectronic interconnects , 2000, Proceedings of the IEEE.

[12]  K. Weingarten,et al.  Novel high-performance pulse generating lasers from 10 GHz to 160 GHz , 2002, The 15th Annual Meeting of the IEEE Lasers and Electro-Optics Society.

[13]  Rajeev J Ram,et al.  Localized substrate removal technique enabling strong-confinement microphotonics in bulk Si CMOS processes , 2008, 2008 Conference on Lasers and Electro-Optics and 2008 Conference on Quantum Electronics and Laser Science.

[15]  H. Yokoyama,et al.  Synchronized harmonic frequency mode-locking with laser diodes through optical pulse train injection , 1996, IEEE Photonics Technology Letters.

[16]  Vladimir Stojanovic,et al.  Silicon photonics for compact, energy-efficient interconnects [Invited] , 2007, Journal of Optical Networking.

[17]  Jeffrey D. Gilbert,et al.  Over one million TPCC with a 45nm 6-core Xeon® CPU , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[18]  S. Kawanishi,et al.  Ultrahigh-speed clock recovery with phase lock loop based on four-wave mixing in a traveling-wave laser diode amplifier , 1996 .

[19]  H. Tamura,et al.  A 2B parallel 1.25 Gb/s interconnect I/O interface with self-configurable link and plesiochronous clocking , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[20]  A. Ehrhardt,et al.  18 GHz all-optical frequency locking and clock recovery using a self-pulsating two-section DFB-laser , 1994, IEEE Photonics Technology Letters.

[21]  Jürgen Jahns,et al.  Array generation with multilevel phase gratings , 1990 .

[22]  Balaram Sinharoy,et al.  The implementation of POWER7TM: A highly parallel and scalable multi-core high-end server processor , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[23]  Christopher Batten,et al.  Building Manycore Processor-to-DRAM Networks with Monolithic Silicon Photonics , 2008, 2008 16th IEEE Symposium on High Performance Interconnects.

[24]  Guifang Li,et al.  40 Gbit/s all-optical clock recovery using two-section gain-coupled DFB laser and semiconductor optical amplifier , 2001 .

[25]  Colja Schubert,et al.  160 Gbit/s clock recovery with electro-optical PLL using bidirectionally operated electroabsorption modulator as phase comparator , 2003 .

[26]  D. H. Hartman,et al.  Optical clock distribution using a mode-locked semiconductor laser diode system , 1991 .

[27]  Cary Gunn,et al.  CMOS Photonics for High-Speed Interconnects , 2006, IEEE Micro.

[28]  Donghwan Ahn,et al.  Intrachip clock signal distribution via si-based optical interconnect , 2007 .

[29]  M. Suzuoki,et al.  Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor , 2006, IEEE Journal of Solid-State Circuits.

[30]  S. Naffziger,et al.  Power and temperature control on a 90-nm Itanium family processor , 2006, IEEE Journal of Solid-State Circuits.