On the General False Path Problem in Timing Analysis
暂无分享,去创建一个
[1] John K. Ousterhout. A Switch-Level Timing Verifier for Digital MOS VLSI , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[2] J. Paul Roth,et al. Diagnosis of automata failures: a calculus and a method , 1966 .
[3] David Hung-Chang Du,et al. A path selection algorithm for timing analysis , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..
[4] C Chen,et al. Hierarchical timing verification system , 1986 .
[5] Robert B. Hitchcock,et al. Timing verification and the timing analysis program , 1988, DAC 1982.
[6] Robert B. Hitchcock,et al. Timing Analysis of Computer Hardware , 1982, IBM J. Res. Dev..
[7] Tohru Sasaki,et al. Hierarchical Design Verification for Large Digital Systems , 1981, 18th Design Automation Conference.