Dynamic Low-Density Parity Check Codes for Fault-tolerant Nanoscale Memory

New bottom-up techniques can build silicon nanowires (dimension < 10 nm) that exhibit remarkable electronic properties, but with current assembly techniques yield very high defect and fault rates. Nanodevices built using these nanowires have static errors that can be addressed at fabrication time by testing and reconfiguration, but soft errors are problematic, with arrival rates expected to vary over the lifetime of a part. In this paper, we propose using a special variant of low-density parity codes (LDPCs) — Euclidean Geometry LDPC (EG-LDPC) codes — to enable dynamic changes in level of fault tolerance. Apart from high error correcting ability and sparsity, a special property of EG-LDPC codes enables us to dynamically adjust the error correcting capacity for improved system performance (e.g., lower power consumption) during periods of expected low fault arrival rate. We present a system architecture for nanomemory based on nanoPLA building blocks using EG-LDPCs, and an analysis of its fault detection and correction capabilities.

[1]  Ramesh Karri,et al.  Architectural-level fault tolerant computation in nanoelectronic processors , 2005, 2005 International Conference on Computer Design.

[2]  Nur A. Touba,et al.  Selecting Error Correcting Codes to Minimize Power in Memory Checker Circuits , 2005, J. Low Power Electron..

[3]  Khaled A. S. Abdel-Ghaffar,et al.  On algebraic construction of Gallager and circulant low-density parity-check codes , 2004, IEEE Transactions on Information Theory.

[4]  Valeriu Beiu,et al.  The Vanishing Majority Gate Trading Power and Speed for Reliability , 2005 .

[5]  J. von Neumann,et al.  Probabilistic Logic and the Synthesis of Reliable Organisms from Unreliable Components , 1956 .

[6]  Shu Lin,et al.  Error Control Coding , 2004 .

[7]  André DeHon,et al.  Nanowire-based programmable architectures , 2005, JETC.

[8]  André DeHon,et al.  A greedy algorithm for tolerating defective crosspoints in nanoPLA design , 2004, Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921).

[9]  E.M. Popovici,et al.  Design and implementation of a parameterizable LDPC decoder IP core , 2004, 2004 24th International Conference on Microelectronics (IEEE Cat. No.04TH8716).