An integrated system for developing regular array designs

[1]  Mary Sheeran,et al.  Lava: hardware design in Haskell , 1998, ICFP '98.

[2]  W. Luk,et al.  Visualising reconfigurable libraries for FPGAs , 1997, Conference Record of the Thirty-First Asilomar Conference on Signals, Systems and Computers (Cat. No.97CB36136).

[3]  Steve Morley,et al.  A reconfigurable approach to low cost media processing , 1997, FPL.

[4]  Florent de Dinechin,et al.  Libraries of schedule-free operators in Alpha , 1997, ASAP.

[5]  Wayne Luk,et al.  A Framework for Developing Parameterised FPGA Libraries , 1996, FPL.

[6]  Wayne Luk,et al.  Producing design diagrams from declarative descriptions , 1996, Other Conferences.

[7]  Wayne Luk,et al.  Compiling Ruby into FPGAs , 1995, FPL.

[8]  R. Sharp,et al.  The T-Ruby Design System , 1995, Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair.

[9]  Miriam Leeser,et al.  HML: an innovative hardware description language and its translation to VHDL , 1995, Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair.

[10]  Satnam Singh,et al.  Architectural descriptions for FPGA circuits , 1995, Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[11]  Wayne Luk,et al.  Towards a declarative framework for hardware-software codesign , 1994, Third International Workshop on Hardware/Software Codesign.

[12]  Doran Wilde,et al.  Regular array synthesis using ALPHA , 1994, Proceedings of IEEE International Conference on Application Specific Array Processors (ASSAP'94).

[13]  Penny Probert Smith,et al.  Developing parallel architectures for range and image sensors , 1994, Proceedings of the 1994 IEEE International Conference on Robotics and Automation.

[14]  Ioannis Pitas,et al.  Digital Image Processing Algorithms , 1993 .

[15]  Roberto Roncella,et al.  70-MHz 2- mu m CMOS bit-level systolic array median filter , 1993 .

[16]  Robin Sharp,et al.  Transformational Rewriting with Ruby , 1993, CHDL.

[17]  W. W. C. Luk,et al.  Systematic serialisation of array-based architectures , 1993, Integr..

[18]  Graham M. Megson,et al.  Transformational Approaches to Systolic Design , 1992 .

[19]  Mary Sheeran,et al.  A Certain Loss of Identity , 1992, Functional Programming.

[20]  Patrice Quinton,et al.  The ALPHA language and its use for the design of systolic arrays , 1991, J. VLSI Signal Process..

[21]  Mary Sheeran,et al.  Computer-based tools for regular array design , 1990 .

[22]  Wayne Luk,et al.  Analysing parametrised designs by non-standard interpretation , 1990, [1990] Proceedings of the International Conference on Application Specific Array Processors.

[23]  John G. McWhirter,et al.  Systolic Array Processors , 1989 .

[24]  G. Arce,et al.  State description for the root-signal set of median filters , 1982 .

[25]  Thomas S. Huang,et al.  A fast two-dimensional median filtering algorithm , 1979 .

[26]  C. E. Schmidt,et al.  Applications of nonlinear smoothing to speech processing , 1975 .

[27]  R. Bird.  Introduction to functional programming using Haskell, Second Edition , 1998 .

[28]  Wayne Luk,et al.  Visualising Recon gurable Libraries for FPGAs , 1997 .

[29]  S. Peyton-jones,et al.  Implementation of Functional Languages , 1997, Lecture Notes in Computer Science.

[30]  Chalmers Tekniska Högskola,et al.  A Model for Representing Ruby Circuits , 1996 .

[31]  Wayne Luk,et al.  Optimising designs by transposition , 1991 .

[32]  Lawrence C. Paulson,et al.  ML for the working programmer , 1991 .

[33]  David R. Coelho,et al.  The VHDL Handbook , 1989 .

[34]  S. Kung,et al.  VLSI Array processors , 1985, IEEE ASSP Magazine.