Symbolic Handling of Bridging Fault Effects

This paper introduces a new fault simulation methodology based onsymbolic handling of fault effects. Boolean variables are related tofaulty signals, and fault effects are propagated by computing gateoutput expressions by means of BDDs. The proposed technique canhandle in a single simulation step such faults as resistive bridges,that exhibit a parametric behavior, thus requiring more simulationswith conventional techniques.

[1]  Wu-Tung Cheng,et al.  Differential fault simulation for sequential circuits , 1990, J. Electron. Test..

[2]  P. Olivo,et al.  Fault simulation for general FCMOS ICs , 1991, J. Electron. Test..

[3]  Wojciech Maly,et al.  CMOS bridging fault detection , 1990, Proceedings. International Test Conference 1990.

[4]  Michele Favalli,et al.  A probabilistic fault model for 'analog' faults in digital CMOS circuits , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Wojciech Maly,et al.  Realistic Fault Modeling for VLSI Testing , 1987, 24th ACM/IEEE Design Automation Conference.

[6]  John M. Acken,et al.  Fault Model Evolution For Diagnosis: Accuracy vs Precision , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[7]  F. Brglez,et al.  A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .

[8]  R. L. Wadsack,et al.  Fault modeling and logic simulation of CMOS and MOS integrated circuits , 1978, The Bell System Technical Journal.

[9]  John Paul Shen,et al.  Inductive Fault Analysis of MOS Integrated Circuits , 1985, IEEE Design & Test of Computers.

[10]  Janak H. Patel,et al.  Fast and accurate CMOS bridging fault simulation , 1993, Proceedings of IEEE International Test Conference - (ITC).

[11]  Edward J. McCluskey,et al.  "RESISTIVE SHORTS" WITHIN CMOS GATES , 1991, 1991, Proceedings. International Test Conference.

[12]  Michele Favalli,et al.  Fault simulation of unconventional faults in CMOS circuits , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[14]  Robert C. Aitken,et al.  Biased voting: A method for simulating CMOS bridging faults in the presence of variable gate logic thresholds , 1993, Proceedings of IEEE International Test Conference - (ITC).

[15]  Tracy Larrabee,et al.  Testing for parametric faults in static CMOS circuits , 1990, Proceedings. International Test Conference 1990.

[16]  J.A. Abraham,et al.  Fault and error models for VLSI , 1986, Proceedings of the IEEE.