A Low-Power High-Speed Hybrid CMOS Full Adder for Embedded System

In this paper, a low-power high-speed CMOS full adder core is proposed for embedded system. Based on a new three-input exclusive OR (3-XOR) design, the new hybrid full adder is composed of pass-transistor logic and static CMOS logic. The main design objectives for the full adder core are providing not only low power and high speed but also with driving capability. Using TSMC CMOS 0.35-mum technology, the characteristics of the experimental circuit compared with prior literature show that the new adder improves 1.8% to 35.6% in power consumption, 11.7% to 41.2% in time delay of Co, and 13.7% to 91.4% in power-delay product of Co. The circuit is proven to have the minimum power consumption and the fastest response of carry out signal among the adders selected for comparison. Due to the low-power and high-speed properties, both the new exclusive OR circuit and the new full adder can be efficiently integrated in a system-on-a-chip (SoC) or an embedded system.

[1]  Neil Weste,et al.  Principles of CMOS VLSI Design , 1985 .

[2]  E. E. Swartzlander,et al.  Measuring delay time in adders using circuit simulation , 1994, Proceedings of 1994 37th Midwest Symposium on Circuits and Systems.

[3]  M. Bayoumi,et al.  On the design of low-energy hybrid CMOS 1-bit full adder cells , 2004, The 2004 47th Midwest Symposium on Circuits and Systems, 2004. MWSCAS '04..

[4]  Kuo-Hsing Cheng,et al.  The novel efficient design of XOR/XNOR function for adder applications , 1999, ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357).

[5]  Chip-Hong Chang,et al.  A novel low power low voltage full adder cell , 2003, 3rd International Symposium on Image and Signal Processing and Analysis, 2003. ISPA 2003. Proceedings of the.

[6]  Wu-Shiung Feng,et al.  A new direct design for three-input XOR function on the transistor level , 1996 .

[7]  Chip-Hong Chang,et al.  A review of 0.18-/spl mu/m full adder performances for tree structured arithmetic circuits , 2005 .

[8]  Haomin Wu,et al.  A new design of the CMOS full adder , 1992 .

[9]  Chip-Hong Chang,et al.  A novel hybrid pass logic with static CMOS output drive full-adder cell , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..