A 256-point dataflow scheduling 2×2 MIMO FFT/IFFT processor for IEEE 802.16 WMAN

In this paper, an efficient solution of MIMO FFT/IFFT processor for IEEE 802.16 WMAN is presented. By applying the proposed mixed-radix dataflow scheduling (MRDS) technique, the effective hardware utilization can be raised to 100%. Therefore, a single butterfly unit within each pipeline stage is sufficient to deal with the two data sequences, and the hardware complexity is significantly reduced. The proposed FFT/IFFT processor has been emulated on the FPGA board. The signal-to-quantization noise ratio (SQNR) is over 44 dB for QPSK and 16/64-QAM signals. Furthermore, a test chip has been designed using standard 0.18-mum CMOS technology with a core area of 887 times 842 mum2. According to the post-layout simulation results, the design consumes 46 mW at 64 MHz operating frequency, which meets the maximum throughput requirements of IEEE 802.16 WMAN.

[1]  U. Jagdhold,et al.  A 64-point Fourier transform chip for high-speed wireless LAN application using OFDM , 2004, IEEE Journal of Solid-State Circuits.

[2]  Pei-Yun Tsai,et al.  OFDM Baseband Receiver Design for Wireless Communications , 2007 .

[3]  Bevan M. Baas,et al.  A low-power, high-performance, 1024-point FFT processor , 1999, IEEE J. Solid State Circuits.

[4]  Chen-Yi Lee,et al.  Design of an FFT/IFFT Processor for MIMO OFDM Systems , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Ernst Zielinski,et al.  OPTIMIZED FFT ARCHITECTURE FOR MIMO APPLICATIONS , 2005 .

[6]  Chen-Yi Lee,et al.  A Block Scaling FFT/IFFT Processor for WiMAX Applications , 2006, 2006 IEEE Asian Solid-State Circuits Conference.

[7]  Yu-Wei Lin,et al.  A 1-GS/s FFT/IFFT processor for UWB applications , 2005, IEEE Journal of Solid-State Circuits.