Development of Energy Models for Design Space Exploration of Embedded Many-Core Systems

This paper introduces a methodology to develop energy models for the design space exploration of embedded many-core systems. The design process of such systems can benefit from sophisticated models. Software and hardware can be specifically optimized based on comprehensive knowledge about application scenario and hardware behavior. The contribution of our work is an automated framework to estimate the energy consumption at an arbitrary abstraction level without the need to provide further information about the system. We validated our framework with the configurable many-core system CoreVA-MPSoC. Compared to a simulation of the CoreVA-MPSoC on gate level in a 28nm FD-SOI standard cell technology, our framework shows an average estimation error of about 4%.

[1]  Ulrich Rückert,et al.  Comparison of Shared and Private L1 Data Memories for an Embedded MPSoC in 28nm FD-SOI , 2015, 2015 IEEE 9th International Symposium on Embedded Multicore/Many-core Systems-on-Chip.

[2]  Wayne Kelly,et al.  The CoreVA-MPSoC: A Multiprocessor Platform for Software-Defined Radio , 2017 .

[3]  Norman P. Jouppi,et al.  CACTI: an enhanced cache access and cycle time model , 1996, IEEE J. Solid State Circuits.

[4]  Margaret Martonosi,et al.  Wattch: a framework for architectural-level power analysis and optimizations , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).

[5]  P.T. Wolkotte,et al.  Energy Model of Networks-on-Chip and a Bus , 2005, 2005 International Symposium on System-on-Chip.

[6]  Wayne Kelly,et al.  System-Level Analysis of Network Interfaces for Hierarchical MPSoCs , 2015, NoCArc@MICRO.

[7]  Ulrich Rückert,et al.  Comparing Synchronous, Mesochronous and Asynchronous NoCs for GALS Based MPSoCs , 2017, 2017 IEEE 11th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC).

[8]  Henk Corporaal,et al.  An Efficient Method for Energy Estimation of Application Specific Instruction-Set Processors , 2013, 2013 Euromicro Conference on Digital System Design.

[9]  Bruce Jacob,et al.  DRAMSim2: A Cycle Accurate Memory System Simulator , 2011, IEEE Computer Architecture Letters.

[10]  Simon J. Hollis,et al.  Identifying Compiler Options to Minimize Energy Consumption for Embedded Platforms , 2013, Comput. J..

[11]  Wayne Kelly,et al.  A communication model and partitioning algorithm for streaming applications for an embedded MPSoC , 2014, 2014 International Symposium on System-on-Chip (SoC).

[12]  Wayne Kelly,et al.  Performance estimation of streaming applications for hierarchical MPSoCs , 2016, RAPIDO '16.

[13]  Andrew B. Kahng,et al.  ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[14]  William Thies,et al.  StreamIt: A Language for Streaming Applications , 2002, CC.

[15]  Ulrich Rückert,et al.  A 65 nm 32 b Subthreshold Processor With 9T Multi-Vt SRAM and Adaptive Supply Voltage Control , 2013, IEEE Journal of Solid-State Circuits.

[16]  Nam Sung Kim,et al.  GPUWattch: enabling energy optimizations in GPGPUs , 2013, ISCA.

[17]  Ulrich Rückert,et al.  Evaluation of interconnect fabrics for an embedded MPSoC in 28 nm FD-SOI , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[18]  Jaume Segura,et al.  A compact gate-level energy and delay model of dynamic CMOS gates , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[19]  Ulrich Rückert,et al.  Towards a comprehensive power consumption model for wireless sensor nodes , 2016, 2016 IEEE 13th International Conference on Wearable and Implantable Body Sensor Networks (BSN).

[20]  Jung Ho Ahn,et al.  McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures , 2009, 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).

[21]  Per Larsson-Edefors,et al.  Instruction level energy model for the Adapteva Epiphany multi-core processor , 2017, Conf. Computing Frontiers.

[22]  Benoît Dupont de Dinechin,et al.  A clustered manycore processor architecture for embedded and accelerated applications , 2013, 2013 IEEE High Performance Extreme Computing Conference (HPEC).