A-2-18 FPGA Implementation of a Discrete HC-ID Neural Network