Automatic Partitioning for Improved Placement and Routing in Complex Programmable Logic Devices

This work explores the effect of adding a new partitioning step into the traditional complex programmable logic device (CPLD) CAD flow. A novel algorithm based on Rent's rule and simulated annealing partitions a design before it enters the place and route stage in CPLD CAD. The resulting partitions are then placed using an enhanced placement tool. Experiments conducted on Altera'a APEX20K chips indicate that a partitioned placement can provide an average performance gain of 7% over flat placements.

[1]  Dirk Stroobandt.  A priori system-level interconnect prediction: Rent's rule and wire length distribution models , 2001, SLIP '01.

[2]  Robert B. Hitchcock,et al.  Timing Analysis of Computer Hardware , 1982, IBM J. Res. Dev..

[3]  Vaughn Betz,et al.  Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.

[4]  Jean-Marc Delosme,et al.  Performance of a new annealing schedule , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[5]  Carl Sechen,et al.  A timing driven N-way chip and multi-chip partitioner , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[6]  Jan M. Van Campenhout,et al.  On rent's rule for rectangular regions , 2001, SLIP '01.

[7]  Huang,et al.  AN EFFICIENT GENERAL COOLING SCHEDULE FOR SIMULATED ANNEALING , 1986 .

[8]  Carl Sechen,et al.  Efficient and effective placement for very large circuits , 1993, ICCAD.

[9]  E. G. Ulrich,et al.  Clustering and linear placement , 1988, 25 years of DAC.

[10]  Majid Sarrafzadeh,et al.  Congestion estimation during top-down placement , 2001, ISPD '01.

[11]  Andrew B. Kahng,et al.  Recent directions in netlist partitioning: a survey , 1995, Integr..

[12]  Hyunchul Shin,et al.  A simple yet effective technique for partitioning , 1993, IEEE Trans. Very Large Scale Integr. Syst..

[13]  Fadi J. Kurdahi,et al.  On the intrinsic rent parameter and spectra-based partitioning methodologies , 1992, EURO-DAC '92.

[14]  C. D. Gelatt,et al.  Optimization by Simulated Annealing , 1983, Science.

[15]  Malgorzata Marek-Sadowska,et al.  Interconnect resource-aware placement for hierarchical FPGAs , 2001, ICCAD.

[16]  Roy L. Russo,et al.  On a Pin Versus Block Relationship For Partitions of Logic Graphs , 1971, IEEE Transactions on Computers.