Time interleaved converter arrays

An A/D converter technique which uses an array of four 7b converters, with interleaved sampling intervals affording rates exceeding 2MHz, will be covered. A 10μ metal gate CMOS chip is used.

[1]  M. J. Callahan,et al.  Integrated PCM Codec , 1979, IEEE Trans. Commun..

[2]  J. Peterson.  A monolithic, fully parallel, 8b A/D converter , 1979, 1979 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  A.G.F. Dingwall,et al.  Monolithic expandable 6 bit 20 MHz CMOS/SOS A/D converter , 1979, IEEE Journal of Solid-State Circuits.

[4]  W. M. Goodall.  Television by pulse code modulation , 1951 .

[5]  R. J. van de Plassche,et al.  A high-speed 7 bit A/D converter , 1979 .

[6]  P.H. Saul,et al.  An 8-bit, 5 ns monolithic D/A converter subsystem , 1980, IEEE Journal of Solid-State Circuits.

[7]  David G. Messerschmitt.  Effect of Bit-Robbing in Tandem Digital Switches , 1979, IEEE Trans. Commun..

[8]  A. Dingwall.  Monolithic expandable 6b 15MHz CMOS/SOS A/D converter , 1979, 1979 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[9]  R.A. Blauschild,et al.  A new NMOS temperature-stable voltage reference , 1978, IEEE Journal of Solid-State Circuits.

[10]  J.G. Peterson,et al.  A monolithic video A/D converter , 1979, IEEE Journal of Solid-State Circuits.