A 1.2V 56mW 10 bit 165Ms/s pipeline-ADC for HD-video applications

A 10 bit 165 MS/s pipelined ADC without a dedicated sample and hold is presented. Op-amp sharing and a single ended reference buffer loaded with a resistive divider are used. The ADC consumes 56 mW and occupies 0.15 mm2. It is fabricated in a 90 nm 1.2 V CMOS process and achieves 55 dB SNR for a 60 MHz input. A novel measurement technique called ldquopad noise suppressionrdquo is introduced to prevent digital crosstalk from data outputs.

[1]  Paul R. Gray,et al.  A power optimized 13-b 5 Msamples/s pipelined analog-to-digital converter in 1.2 /spl mu/m CMOS , 1996 .

[2]  Kari Halonen,et al.  A mismatch insensitive CMOS dynamic comparator for pipeline A/D converters , 2000, ICECS 2000. 7th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.00EX445).

[3]  Young-Deuk Jeon,et al.  A 10-bit 205-MS/s 1.0- $\hbox{mm}^{2}$ 90-nm CMOS Pipeline ADC for Flat Panel Display Applications , 2007, IEEE Journal of Solid-State Circuits.

[4]  G. Geelen,et al.  A fast-settling CMOS op amp for SC circuits with 90-dB DC gain , 1990 .

[5]  Deog-Kyoon Jeong,et al.  A 30mW 8b 200MS/s pipelined CMOS ADC using a switched-opamp technique , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[6]  Seung-Chul Lee,et al.  A 10b 205MS/s 1mm2 90nm CMOS Pipeline ADC for Flat-Panel Display Applications , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  I. Mehr,et al.  A 55-mW, 10-bit, 40-Msample/s Nyquist-rate CMOS ADC , 2000 .