Fast Wirelength-driven Partition-based Placement for Island Style FPGAs

In this paper, we propose a placement method for island-style FPGAs. This method consists of three steps: recursive bi-partition with terminal propagation consideration, minimum-cost flow initial placement and low temperature simulated annealing optimization. Unlike the traditional partitioning-based technique that is based on min-cut partitioning, we apply ratio partitioning in each level. For each partitioning region, minimum-cost flow algorithm is used to determine the initial placement. We use low temperature simulated annealing to improve the initial placement result. Experimental results show the efficiency and effectiveness of our algorithm.

[1]  Yao-Wen Chang,et al.  NTUplace: a ratio partitioning based placement algorithm for large-scale mixed-size designs , 2005, ISPD '05.

[2]  Brian W. Kernighan,et al.  A Procedure for Placement of Standard-Cell VLSI Circuits , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  V G Andrew,et al.  AN EFFICIENT IMPLEMENTATION OF A SCALING MINIMUM-COST FLOW ALGORITHM , 1997 .

[4]  Majid Sarrafzadeh,et al.  Dragon2000: standard-cell placement tool for large industry circuits , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[5]  S. Sur-Kolay,et al.  Fast FPGA placement using space-filling curve , 2005, International Conference on Field Programmable Logic and Applications, 2005..

[6]  Vaughn Betz,et al.  VPR: A new packing, placement and routing tool for FPGA research , 1997, FPL.

[7]  Andrew B. Kahng,et al.  Partitioning-based standard-cell global placement with an exact objective , 1997, ISPD '97.

[8]  Susmita Sur-Kolay,et al.  Faster Placer for Island-Style FPGAs , 2007, 2007 International Conference on Computing: Theory and Applications (ICCTA'07).