Process optimizations for NBTI/PBTI for future replacement metal gate technologies

Bias Temperature Instability (BTI) is a tremendous reliability concern for deeply scaled CMOS technologies, and is the limiting mechanism for further inversion layer thickness (Tinv) scaling for future nodes [1]. Replacement Metal Gate technologies are of particular concern, since the gate stack is not exposed to the high temperature source/drain anneals. We have identified four strategies for reducing BTI in Replacement metal gate technologies: Rapid Thermal Anneal (RTA) optimization, optimization of the HfO2 layer thickness, introducing a gate dielectric dopant for NBTI reduction, and effective Work Function tuning. Judiciously combining these four techniques enable further Tinv scaling for 10 nm and below.

[1]  S. Ramey,et al.  Transistor reliability variation correlation to threshold voltage , 2015, 2015 IEEE International Reliability Physics Symposium.

[2]  T. Ando,et al.  Mechanism of Carrier Mobility Degradation Induced by Crystallization of HfO2 Gate Dielectrics , 2009 .

[3]  T. Ando,et al.  Simple Gate Metal Anneal (SIGMA) stack for FinFET Replacement Metal Gate toward 14nm and beyond , 2014, 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers.

[4]  S. Zafar,et al.  Physics based PBTI model for accelerated estimation of 10 year lifetime , 2014, 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers.

[5]  P. Kirsch,et al.  Mobility and charge trapping comparison for crystalline and amorphous HfON and HfSiON gate dielectrics , 2006 .

[6]  A. Kerber,et al.  Voltage Ramp Stress for Bias Temperature Instability Testing of Metal-Gate/High- $k$ Stacks , 2009, IEEE Electron Device Letters.

[7]  T. Ando,et al.  Understanding mobility mechanisms in extremely scaled HfO2 (EOT 0.42 nm) using remote interfacial layer scavenging technique and Vt-tuning dipoles with gate-first process , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[8]  A. Brand,et al.  HKMG process impact on N, P BTI: Role of thermal IL scaling, IL/HK integration and post HK nitridation , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[9]  V. Narayanan,et al.  Fundamental understanding and optimization of PBTI in nFETs with SiO2/HfO2 gate stack , 2006, 2006 International Electron Devices Meeting.

[10]  E. Cartier,et al.  Fundamental aspects of HfO2-based high-k metal gate stack reliability and implications on tinv-scaling , 2011, 2011 International Electron Devices Meeting.

[11]  Barry P. Linder,et al.  Improving and optimizing reliability in future technologies with high-κ dielectrics , 2013, 2013 International Symposium onVLSI Design, Automation, and Test (VLSI-DAT).

[12]  Y. Liu,et al.  Intrinsic dielectric stack reliability of a high performance bulk planar 20nm replacement gate high-k metal gate technology and comparison to 28nm gate first high-k metal gate process , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[13]  E. Nowak,et al.  Modeling and Characterization of Gate Leakage in High-K Metal Gate Technology-Based Embedded DRAM , 2013, IEEE Transactions on Electron Devices.

[14]  John Robertson,et al.  Defect energy levels in HfO2 high-dielectric-constant gate oxide , 2005 .

[15]  Miaomiao Wang,et al.  Superior PBTI Reliability for SOI FinFET Technologies and Its Physical Understanding , 2013, IEEE Electron Device Letters.

[16]  Guidelines for reducing NBTI based on its correlation with effective work function studied by CV-BTI on high-k first MOS capacitors with slant-etched SiO2 , 2014, 2014 IEEE International Reliability Physics Symposium.

[17]  G. He,et al.  High-k gate dielectrics for CMOS technology , 2012 .