Substituting transition faults with path delay faults as a basic delay fault model
暂无分享,去创建一个
[1] Janak H. Patel,et al. Fast identification of untestable delay faults using implications , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).
[2] Bernd Becker,et al. On the optimality of K longest path generation algorithm under memory constraints , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[3] Weiping Shi,et al. K longest paths per gate (KLPG) test generation for scan-based sequential circuits , 2004, 2004 International Conferce on Test.
[4] Gordon L. Smith,et al. Model for Delay Faults Based upon Paths , 1985, ITC.
[5] Irith Pomeranz,et al. Selection of potentially testable path delay faults for test generation , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).
[6] Irith Pomeranz,et al. On generating high quality tests for transition faults , 2002, Proceedings of the 11th Asian Test Symposium, 2002. (ATS '02)..
[7] Irith Pomeranz,et al. On Selecting Testable Paths in Scan Designs , 2003, J. Electron. Test..
[8] Irith Pomeranz,et al. A method for identifying robust dependent and functionally unsensitizable paths , 1997, Proceedings Tenth International Conference on VLSI Design.
[9] Barry K. Rosen,et al. Comparison of AC Self-Testing Procedures , 1983, ITC.
[10] Sudhakar M. Reddy,et al. On path selection in combinational logic circuits , 1988, DAC '88.
[11] Michael H. Schulz,et al. DYNAMITE: an efficient automatic test pattern generation system for path delay faults , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[12] Spyros Tragoudas,et al. A critical path selection method for delay testing , 2004, 2004 International Conferce on Test.
[13] Sudhakar M. Reddy,et al. Fast Identification of Robust Dependent Path Delay Faults , 1995, 32nd Design Automation Conference.