Springbok: A Rapid-Prototyping System for Board-Level Designs

Multi-chip, board-level designs form a large portion of today’s digital system designs. Unfortunately, traditional methods for debugging these designs, such as prototype fabrication, wire-wrap and software simulation, are inadequate. Prototype fabrication is time-consuming and it is difficult to isolate errors, wire-wrap is complex and error-prone, and simulation is too slow for full testing. Recent advances in FPGA-based systems offer hope for significant improvements in board-level prototyping, yet currently focus exclusively on ASIC prototyping. In this paper, we present Springbok, an integrated system for board-level prototyping that promises near-speed testing with the construction and modification simplicity of software simulation. It is composed of an integrated software system for mapping designs to a flexible, extensible hardware implementation platform. This allows designs to take advantage of FPGA flexibility while using the complex chips that will implement the final design.

[1]  Carl Ebeling,et al.  Mesh routing topologies for multi-FPGA systems , 1994, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[2]  Charles L. Seitz,et al.  Let's route packets instead of wires , 1990 .

[3]  Joseph Varghese,et al.  An efficient logic emulation system , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.

[4]  Carl Ebeling,et al.  PathFinder: A Negotiation-Based Performance-Driven Router for FPGAs , 1995, Third International ACM Symposium on Field-Programmable Gate Arrays.

[5]  Carl Ebeling,et al.  Achieving High-Latency, Low-Bandwidth Communication: Logic Emulation Interfaces , 1995 .

[6]  Gaetano Borriello,et al.  An evaluation of bipartitioning techniques , 1995, Proceedings Sixteenth Conference on Advanced Research in VLSI.

[7]  Carl Ebeling,et al.  Mesh Routing Topologies For FPGA Arrays , 1994 .

[8]  Anant Agarwal,et al.  Virtual wires: overcoming pin limitations in FPGA-based logic emulators , 1993, [1993] Proceedings IEEE Workshop on FPGAs for Custom Computing Machines.

[9]  Gaetano Borriello,et al.  Logic Partition Orderings for Multi-FPGA Systems , 1995, Third International ACM Symposium on Field-Programmable Gate Arrays.

[10]  Srinivasan Seshan,et al.  RAID-II: Design and implementation of a large scale disk array controller , 1992 .

[11]  Gaetano Borriello,et al.  Pin Assignment for Multi-FPGA Systems 1 (Extended Abstract) , 1994 .

[12]  Gaetano Borriello,et al.  Pin assignment for multi-FPGA systems , 1994, Proceedings of IEEE Workshop on FPGA's for Custom Computing Machines.

[13]  Wolfgang Rosenstiel,et al.  A prototyping environment for hardware/software codesign in the COBRA project , 1994, CODES '94.