Constraints in p-channel device engineering for submicron CMOS technologies