Endurance Prediction of Scaled NAND Flash Memory Based on Spatial Mapping of Erase Tunneling Current

NA

[1]  Kinam Kim,et al.  The new program/erase cycling degradation mechanism of NAND flash memory devices , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[2]  Sejun Park,et al.  A highly manufacturable integration technology for 27nm 2 and 3bit/cell NAND flash memory , 2010, 2010 International Electron Devices Meeting.

[3]  Jack Zezhong Peng,et al.  Flash EPROM endurance simulation using physics-based models , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.

[4]  S. Wolf,et al.  Silicon Processing for the VLSI Era , 1986 .