A memoryless Viterbi decoder for LTE systems
暂无分享,去创建一个
[1] Sang Cheon Kim,et al. Lower power Viterbi decoder architecture with a new clock-gating trace-back unit , 1999, ICVC '99. 6th International Conference on VLSI and CAD (Cat. No.99EX361).
[2] Teresa H. Meng,et al. A 140-Mb/s, 32-state, radix-4 Viterbi decoder , 1992 .
[3] Mohamed I. Elmasry,et al. Modified register-exchange Viterbi decoder for low-power wireless communications , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.
[4] Yong Dou,et al. A high-throughput reconfigurable Viterbi decoder , 2011, 2011 International Conference on Wireless Communications and Signal Processing (WCSP).
[5] Hsie-Chia Chang,et al. Design of a power-reduction Viterbi decoder for WLAN applications , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.
[6] Emmanuel Boutillon,et al. High speed low power architecture for memory management in a Viterbi decoder , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.
[7] Hongchin Lin,et al. A memory-efficient architecture for low latency Viterbi decoders , 2009, 2009 International Symposium on VLSI Design, Automation and Test.
[8] Mohamed I. Elmasry,et al. Memoryless Viterbi decoder , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.