A pNML Compact Model Enabling the Exploration of Three-Dimensional Architectures

In nano magnetic logic (NML), single-domain nanomagnets enable logic operations. Binary information can be encoded thanks to its bistable magnetization. Many implementations are currently discussed in literature, among them one promising candidate is perpendicular-nano magnetic logic (pNML). It features several advantages like the controllability of the switching mechanism, the simplicity of design, and the natural predisposition of being integrated in three-dimensional (3-D) architectures. Here we show how this technology can be adopted in the design of 3-D logic architectures. Physical equations and quantities have been gathered from experimental demonstrations of pNML devices; formulas have then been fitted and implemented in VHDL (VHSIC Hardware Description Language). In this paper, we present an analysis of pNML circuits: initially a Multiplexer has been manufactured and characterized, then our compact model has been tested through simulations. Moreover, the MUX has adopted to design a generic n-bit accumulator. Our results demonstrate that the compact model makes it possible to perform fast simulations, while maintaining a fine level of accuracy. Thanks to its flexibility, novel materials, geometric variations, and other technological improvements can be easily integrated in order to be tested at circuit level. We anticipate our essay to be a starting point for the exploration of large 3-D digital circuits.

[1]  G H Bernstein,et al.  Nanomagnet logic: progress toward system-level integration , 2011, Journal of physics. Condensed matter : an Institute of Physics journal.

[2]  D. Schmitt-Landsiedel,et al.  Magnetic Ordering of Focused-Ion-Beam Structured Cobalt-Platinum Dots for Field-Coupled Computing , 2008, IEEE Transactions on Nanotechnology.

[3]  D. Schmitt-Landsiedel,et al.  Boolean and non-boolean nearest neighbor architectures for out-of-plane nanomagnet logic , 2012, 2012 13th International Workshop on Cellular Nanoscale Networks and their Applications.

[4]  M. Graziano,et al.  Out-of-plane NML modeling and architectural exploration , 2015, 2015 IEEE 15th International Conference on Nanotechnology (IEEE-NANO).

[5]  Michael Niemier,et al.  1-Bit Full Adder in Perpendicular Nanomagnetic Logic using a Novel 5-Input Majority Gate , 2014 .

[6]  Markus Becherer,et al.  Domain wall depinning from notches using combined in- and out-of-plane magnetic fields , 2016 .

[7]  György Csaba,et al.  Nanomagnetic logic clocked in the MHz regime , 2013, 2013 Proceedings of the European Solid-State Device Research Conference (ESSDERC).

[8]  Doris Schmitt-Landsiedel,et al.  Influence of the domain wall nucleation time on the reliability of perpendicular Nanomagnetic Logic , 2014, 14th IEEE International Conference on Nanotechnology.

[9]  Xuanyao Fong,et al.  Ultra-Low Power Nanomagnet-Based Computing: A System-Level Perspective , 2011, IEEE Transactions on Nanotechnology.

[10]  B. Diény,et al.  The 2014 Magnetism Roadmap , 2014, 1410.6404.

[11]  Fabrizio Riente,et al.  Logic-in-Memory architecture made real , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[12]  Fabrizio Riente,et al.  Efficient and reliable fault analysis methodology for nanomagnetic circuits , 2017, Int. J. Circuit Theory Appl..

[13]  Doris Schmitt-Landsiedel,et al.  Experimental Demonstration of a 1-Bit Full Adder in Perpendicular Nanomagnetic Logic , 2013, IEEE Transactions on Magnetics.

[14]  Guido Meier,et al.  Tuning of the nucleation field in nanowires with perpendicular magnetic anisotropy , 2013 .

[15]  Markus Becherer,et al.  Modelling and simulation of nanomagnetic logic with cadence virtuoso using Verilog-A , 2015 .

[16]  S. Breitkreutz-v. Gamm,et al.  A monolithic 3D integrated nanomagnetic co-processing unit , 2016 .