Practical ILP-based routing of standard cells

This paper proposes a two-stage transistor routing approach that synergizes the merits of channel routing and integer linear programming for CMOS standard cells. It can route 185 cells in 611 seconds. About 21% of cells obtained by our approach have smaller wire length than their handcrafted counterparts. Only 11% of cells use more vias than their handcrafted counterparts. Our router completes routing of many cells that cannot be routed by an industrial one.

[1]  Sergio Gómez,et al.  A Boolean Rule-Based Approach for Manufacturability-Aware Cell Routing , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Nikolai Ryzhenko,et al.  Physical synthesis onto a layout fabric with regular diffusion and polysilicon geometries , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).

[3]  Chi-Yuan Lo,et al.  GENAC: An Automatic Cell Synthesis Tool , 1989, 26th ACM/IEEE Design Automation Conference.

[4]  Marc Pons Solé,et al.  Layout regularity for design and manufacturability , 2012 .

[5]  Yu-Chin Hsu,et al.  A fast transistor-chaining algorithm for CMOS cell layout , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Guowu Yang,et al.  Routability checking for three-dimensional architectures , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Yu-Chin Hsu,et al.  LiB: a CMOS cell compiler , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Nikolai Ryzhenko,et al.  Standard cell routing via Boolean satisfiability , 2012, DAC Design Automation Conference 2012.

[9]  Srilata Raman,et al.  CELLERITY: a fully automatic layout synthesis system for standard cell libraries , 1997, DAC.

[10]  Takashi Fujii,et al.  Two-dimensional layout synthesis for large-scale CMOS circuits , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[11]  Brian Taylor,et al.  Exact Combinatorial Optimization Methods for Physical Design of Regular Logic Bricks , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[12]  Vyacheslav V. Rovner.  Circuit-Layout Co-optimization for Extremely Regular Design Fabrics in Nanoscale ICs , 2010 .