System design considerations for a 5Gb/s source-synchronous link with common-mode clocking

A 5Gb/s source-synchronous signaling system was developed utilizing embedded common-mode clocking technology to minimize clock distribution delays and to reduce the total pin count. The common-mode clocking scheme forwards the clock on the common mode of the differential data channels. In addition to the signal integrity issues present in differential signaling systems, the embedded common-mode clocking scheme presents additional challenges in system design. By means of impedance control for both common mode and differential mode, careful trace length matching, 5W spacing rule etc, we achieved good signal integrity and the link exhibits good margin. Mode conversion is one of the key issues in the common-mode clocking technology, and it is covered in detail. Measurement results show that the clocking scheme can tolerate −13dB mode conversion on both differential pairs at 5Gb/s.

[1]  Dan Oh,et al.  Clock jitter modeling in statistical link simulation , 2009, 2009 IEEE 18th Conference on Electrical Performance of Electronic Packaging and Systems.

[2]  Dan Oh,et al.  Jitter Amplification Considerations for PCB Clock Channel Design , 2007, 2007 IEEE Electrical Performance of Electronic Packaging.

[3]  Yue Lu,et al.  A 5 Gb/s Link With Matched Source Synchronous and Common-Mode Clocking Techniques , 2011, IEEE Journal of Solid-State Circuits.

[4]  Jose E. Schutt-Aine,et al.  Optimal transient simulation of transmission lines , 1996 .

[5]  Jin Liu,et al.  A 5Gb/s automatic sub-bit between-pair skew compensator for parallel data communications in 0.13µm CMOS , 2010, VLSIC 2010.