Toward the Predictable Integration of Real-Time COTS Based Systems

The integration phase of real-time COTS-based systems is often problematic because when multiple tasks run concurrently, the interference at the bus level between cache fetching activities and I/O peripheral transactions is significant and causes unpredictable behaviors: experimentally, tasks can have computation time variance up to 50%. In this work, we present a theoretical framework able to model the interaction between CPU and peripherals contending for shared main memory through the front side bus (FSB). We first show how to compute worst case execution times for a task given a trace of its cache activity and given an upper bound function that models peripheral activities; then, we introduce the novel idea of "hardware server" as a means of controlling the unpredictable behavior of COTS peripheral components.

[1]  K. Hoyme,et al.  SAFEbus (for avionics) , 1993, IEEE Aerospace and Electronic Systems Magazine.

[2]  Aloysius K. Mok,et al.  Integrated design tools for hard real-time systems , 1998, Proceedings 19th IEEE Real-Time Systems Symposium (Cat. No.98CB36279).

[3]  George S. Avrunin,et al.  Benchmarking finite-state verifiers , 2000, International Journal on Software Tools for Technology Transfer.

[4]  Yunja Choi,et al.  From NuSMV to SPIN: Experiences with model checking flight guidance systems , 2007, Formal Methods Syst. Des..

[5]  Dirk Ziegenbein,et al.  Dynamic response time optimization for SDF graphs , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[6]  Kartik Gopalan,et al.  Modeling Device Driver Effects in Real-Time Schedulability Analysis: Study of a Network Driver , 2007, 13th IEEE Real Time and Embedded Technology and Applications Symposium (RTAS'07).

[7]  Giorgio Buttazzo,et al.  Hard Real-Time Computing Systems: Predictable Scheduling Algorithms and Applications , 1997 .

[8]  Kevin Driscoll,et al.  ARINC 659 scheduling: problem definition , 1994, 1994 Proceedings Real-Time Systems Symposium.

[9]  S. Schonberg.  Impact of PCI bus load on applications in a PC architecture , 2003, RTSS 2003. 24th IEEE Real-Time Systems Symposium, 2003.

[10]  Jean-Yves Le Boudec,et al.  Network Calculus: A Theory of Deterministic Queuing Systems for the Internet , 2001 .

[11]  Dag Björklund.  Efficient code synthesis from synchronous dataflow graphs , 2004, MEMOCODE.

[12]  Frank Mueller,et al.  Bounding Preemption Delay within Data Cache Reference Patterns for Real-Time Tasks , 2006, 12th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'06).

[13]  Wang Yi,et al.  Schedulability analysis of fixed-priority systems using timed automata , 2006, Theor. Comput. Sci..

[14]  Edward A. Lee,et al.  Synthesis of Embedded Software from Synchronous Dataflow Specifications , 1999, J. VLSI Signal Process..

[15]  Frank Mueller,et al.  Bounding worst-case data cache behavior by analytically deriving cache reference patterns , 2005, 11th IEEE Real Time and Embedded Technology and Applications Symposium.

[16]  Thomas G. Baker.  Lessons Learned Integrating COTS into Systems , 2002, ICCBSS.

[17]  Duncan Clarke,et al.  Schedulability analysis of AADL models , 2006, Proceedings 20th IEEE International Parallel & Distributed Processing Symposium.

[18]  Heinrich Meyr,et al.  Optimized system synthesis of complex RT level building blocks from multirate dataflow graphs , 1999, Proceedings 12th International Symposium on System Synthesis.

[19]  Marco Pistore,et al.  NuSMV 2: An OpenSource Tool for Symbolic Model Checking , 2002, CAV.

[20]  Stephen A. Edwards,et al.  The Case for the Precision Timed (PRET) Machine , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[21]  Tai-Yi Huang,et al.  Allowing cycle-stealing direct memory access I/O concurrent with hard-real-time programs , 1996, Proceedings of 1996 International Conference on Parallel and Distributed Systems.

[22]  Edward A. Lee,et al.  Multidimensional synchronous dataflow , 2002, IEEE Trans. Signal Process..

[23]  Luciano Lavagno,et al.  A BMC-based formulation for the scheduling problem of hardware systems , 2004, International Journal on Software Tools for Technology Transfer.

[24]  Fuat Keceli,et al.  DIF: An Interchange Format for Dataflow-Based Design Tools , 2004, SAMOS.

[25]  Ragunathan Rajkumar,et al.  Linux/RK: A Portable Resource Kernel in Linux , 2005 .

[26]  Steve Goddard,et al.  Managing memory requirements in the synthesis of real-time systems from processing graphs , 1998, Proceedings. Fourth IEEE Real-Time Technology and Applications Symposium (Cat. No.98TB100245).

[27]  E. Pastor,et al.  Symbolic Analysis of Bounded Petri Nets , 2001, IEEE Trans. Computers.

[28]  Soonhoi Ha,et al.  Memory optimal single appearance schedule with dynamic loop count for synchronous dataflow graphs , 2006, Asia and South Pacific Conference on Design Automation, 2006..